4.5 Article

An efficient GNRFET-based circuit design of ternary half-adder

Publisher

ELSEVIER GMBH
DOI: 10.1016/j.aeue.2023.154808

Keywords

Multiple-valued logic (MVL); Ternary Half-Adder (THA); Ternary multiplexer (TMUX); Graphene nanoribbon field-effect transistor; (GNRFET); Unary operators; High-performance

Ask authors/readers for more resources

This paper presents a novel ternary Half-Adder (THA) design implemented with metal-oxide semiconductor (MOS)-type graphene nanoribbon field-effect transistor (GNRFET). The proposed design significantly reduces transistor count, improves power and energy consumption, and shows superior performance compared to existing THA circuits. The proposed THA is also compared with a carbon nanotube field-effect transistor (CNTFET)-based counterpart, demonstrating lower power and energy consumption, although with a slightly longer delay.
Attaining low energy consumption in digital circuits design is a main task for designers because emerging ap-plications are based on batteries and face limited-energy. Designing digital circuits with application to multiple-valued logic (MVL) and graphene nanoribbon field-effect transistor (GNRFET) provides a huge improvement in energy consumption. In this regard, this paper presents a novel ternary Half-Adder (THA) implemented with metal-oxide semiconductor (MOS)-type GNRFET. In the proposed THA, the Sum circuit is based on a combination of 3:1 ternary multiplexer, unary operators, and two supply voltages (dual-VDD), and the Carry circuit is based on unary operators, pass-transistor logic, and dual-VDD. The proposed THA is simulated using the 32-nm MOS-type GNRFET technology node at 0.9 V supply voltage in the HSPICE simulator. The proposed THA reduces the transistors count by 5.71-26.67% compared to the previously published THA circuits available in the literature, which are similar to the proposed THA from the design approach point of view. It is concluded from the simulation results that the proposed THA improves the power and energy consumptions by 83.33-91.41% and 66.38-82.27%, respectively. Moreover, the proposed THA is also designed and simulated using the Stanford 32-nm carbon nanotube field-effect transistor (CNTFET) technology. The proposed MOS-type GNRFET-based THA reduces the power and energy consumptions by 84.79% and 68.03%, respectively, and increases the delay by 2.12 x compared to its CNTFET-based counterpart. Moreover, the proposed CNTFET-based THA offers the second-lowest delay and power and the third-lowest energy compared to other existing CNTFET-based THA circuits.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available