4.7 Article

Practical Finite-Time Sampled-Data Output Feedback Stabilization for a Class of Upper-Triangular Nonlinear Systems With Input Delay

Journal

IEEE TRANSACTIONS ON SYSTEMS MAN CYBERNETICS-SYSTEMS
Volume 53, Issue 6, Pages 3428-3439

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TSMC.2022.3225458

Keywords

Finite-time control; sampled-data control; time-delay system; upper-triangular nonlinear system

Ask authors/readers for more resources

This article proposes a global finite-time stabilization algorithm for a class of upper-triangular nonlinear systems with input delay. A reduced-order observer is established to evaluate the state based on sampled detection of the output. By utilizing the backstepping method and incorporating a power integral technique, a finite-time sampled-data stabilizer is developed under output feedback framework. The unstable dynamics caused by delays can be effectively restrained through the designed stabilizer, leading to practically finite-time stability in a global sense. A simulation example is provided to demonstrate the effectiveness of the proposed algorithm.
This article develops a global finite-time stabilization algorithm for a type of upper-triangular nonlinear systems, and the controlled system under consideration covers the input delay. A reduced-order observer (ROO) is established by relying on the sampled detection of the output to realize the state evaluation. By the stabilizer establishment method of backstepping, together with adding a power integral technique, a finite-time sampled-data stabilizer is established under output feedback framework, and with the aid of the proper Lyapunov-Krasovskii functionals (LKFs), the unstable dynamics covered in the existed delays can be efficiently restrained through the developed stabilizer with the reasonable design scalars and sampling period, the corresponding closed-loop system can be further regulated to meet practically finite-time stable in global sense. In the end, a simulation example for a circuit system is presented to check the raised algorithm.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.7
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available