4.8 Article

Thousands of conductance levels in memristors integrated on CMOS

Journal

NATURE
Volume 615, Issue 7954, Pages -

Publisher

NATURE PORTFOLIO
DOI: 10.1038/s41586-023-05759-5

Keywords

-

Ask authors/readers for more resources

Neural networks based on memristive devices have the potential to improve throughput and energy efficiency in machine learning and artificial intelligence, especially in edge applications. To commercialize edge applications, it is practical to download synaptic weights from cloud training and program them into memristors. High-precision programmability is required for memristors in neural network applications to ensure uniform and accurate performance across multiple networks.
Neural networks based on memristive devices(1-3) have the ability to improve throughput and energy efficiency for machine learning(4,5) and artificial intelligence(6), especially in edge applications(7-21). Because training a neural network model from scratch is costly in terms of hardware resources, time and energy, it is impractical to do it individually on billions of memristive neural networks distributed at the edge. A practical approach would be to download the synaptic weights obtained from the cloud training and program them directly into memristors for the commercialization of edge applications. Some post-tuning in memristor conductance could be done afterwards or during applications to adapt to specific situations. Therefore, in neural network applications, memristors require high-precision programmability to guarantee uniform and accurate performance across a large number of memristive networks(22-28). This requires many distinguishable conductance levels on each memristive device, not only laboratory-made devices but also devices fabricated in factories. Analog memristors with many conductance states also benefit other applications, such as neural network training, scientific computing and even `mortal computing'(25,29,30.) Here we report 2,048 conductance levels achieved with memristors in fully integrated chips with 256 x 256 memristor arrays monolithically integrated on complementary metal-oxide-semiconductor (CMOS) circuits in a commercial foundry. We have identified the underlying physics that previously limited the number of conductance levels that could be achieved in memristors and developed electrical operation protocols to avoid such limitations. These results provide insights into the fundamental understanding of the microscopic picture of memristive switching as well as approaches to enable high-precision memristors for various applications.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.8
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available