4.3 Article

Design of a high performance CNFET 10T SRAM cell at 5nm technology node

Related references

Note: Only part of the references are listed.
Article Computer Science, Hardware & Architecture

Carbon Nanotube SRAM in 5-nm Technology Node Design, Optimization, and Performance Evaluation--Part I: CNFET Transistor Optimization

Rongmei Chen et al.

Summary: In this article, we propose an optimized carbon nanotube-based static random access memory (SRAM) design and compare it with a state-of-the-art 7-nm FinFET SRAM cell. The results show significant improvements in read, write EDPs, and static power for the proposed SRAM design compared to the FinFET SRAM cell.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2022)

Article Engineering, Electrical & Electronic

Design of high stability, low power and high speed 12 T SRAM cell in 32-nm CNTFET technology

Elangovan Mani et al.

Summary: This paper introduces a 12T SRAM cell developed by carbon nanotube field-effect transistor (CNTFET), which improves the static noise margin (SNM) and access time by introducing modified design. The proposed cell achieves low power consumption in writing, reading, and holding modes, and has a high SNM. The performance of the proposed design is evaluated and compared with other existing SRAM cells.

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS (2022)

Article Engineering, Electrical & Electronic

Carbon Nanotube-Based CMOS SRAM: 1 kbit 6T SRAM Arrays and 10T SRAM Cells

Pritpal S. Kanhaiya et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)

Article Engineering, Electrical & Electronic

Gigahertz integrated circuits based on carbon nanotube films

Donglai Zhong et al.

NATURE ELECTRONICS (2018)

Article Multidisciplinary Sciences

Scaling carbon nanotube complementary transistors to 5-nm gate lengths

Chenguang Qiu et al.

SCIENCE (2017)

Article Chemistry, Physical

Diameter Refinement of Semiconducting Arc Discharge Single-Walled Carbon Nanotubes via Density Gradient Ultracentrifugation

Jung-Woo T. Seo et al.

JOURNAL OF PHYSICAL CHEMISTRY LETTERS (2013)

Article Engineering, Electrical & Electronic

Carbon Nanotube SRAM Design With Metallic CNT or Removed Metallic CNT Tolerant Approaches

Zhe Zhang et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2012)

Article Engineering, Electrical & Electronic

Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection

Sheng Lin et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2010)

Article Engineering, Electrical & Electronic

An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches

Leland Chang et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)

Article Engineering, Electrical & Electronic

A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy

Naveen Verma et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)

Article Engineering, Electrical & Electronic

Carbon nanotubes for high-performance electronics - Progress and prospect

J. Appenzeller

PROCEEDINGS OF THE IEEE (2008)

Article Computer Science, Hardware & Architecture

Techniques for leakage energy reduction in deep submicrometer cache memories

Fabio Frustaci et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2006)

Article Engineering, Electrical & Electronic

A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications

K Takeda et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2006)

Article Engineering, Electrical & Electronic

High-performance carbon nanotube field-effect transistor with tunable Polarities

YM Lin et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2005)

Article Engineering, Electrical & Electronic

Theory of ballistic nanotransistors

A Rahman et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2003)