4.5 Article

A Robust Integrated Power Delivery Methodology for 3-D ICs

Related references

Note: Only part of the references are listed.
Proceedings Paper Engineering, Biomedical

Integrated Power Delivery Methodology for 3D ICs

Yousef Safari et al.

Summary: Efficient power delivery is crucial for the future development of three-dimensional integrated circuits (3D ICs). This study proposes an efficient power delivery methodology for 3D ICs by dedicating one or more layers to power conversion, regulation, and management, resulting in significant reductions in power loss and voltage drop while occupying a smaller area.

PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022) (2022)

Article Engineering, Manufacturing

Power Delivery for High-Performance Microprocessors-Challenges, Solutions, and Future Trends

Kaladhar Radhakrishnan et al.

Summary: The power requirements for microprocessors have evolved over time due to advances in technology, leading to the development of integrated voltage regulators as a key solution to address power delivery challenges.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2021)

Article Computer Science, Theory & Methods

Heterogeneous 3-D ICs as a platform for hybrid energy harvesting in IoT systems

Boris Vaisband et al.

FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE (2018)

Review Computer Science, Interdisciplinary Applications

Architectural and Integration Options for 3D NAND Flash Memories

Rino Micheloni et al.

COMPUTERS (2017)

Article Engineering, Electrical & Electronic

Modeling and Analysis of PDN Impedance and Switching Noise in TSV-Based 3-D Integration

Huanyu He et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2015)

Article Engineering, Manufacturing

Novel Electrical and Fluidic Microbumps for Silicon Interposer and 3-D ICs

Li Zheng et al.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2014)

Article Engineering, Electrical & Electronic

Heterogeneous Methodology for Energy Efficient Distribution of On-Chip Power Supplies

Inna Vaisband et al.

IEEE TRANSACTIONS ON POWER ELECTRONICS (2013)

Article Engineering, Manufacturing

PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models

Jun So Pak et al.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2011)

Article Engineering, Electrical & Electronic

Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs

Guruprasad Katti et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2010)

Article Computer Science, Theory & Methods

Thermal-Aware Task Scheduling for 3D Multicore Processors

Xiuyi Zhou et al.

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2010)

Article Computer Science, Hardware & Architecture

Effective radii of on-chip decoupling capacitors

Mikhail Popovich et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2008)

Article Computer Science, Hardware & Architecture

Processor design in 3D die-stacking technologies

Gabriel H. Loh et al.

IEEE MICRO (2007)

Article Engineering, Electrical & Electronic

Evolution of materials technology for stacked-capacitors in 65 nm embedded-DRAM

E Gerritsen et al.

SOLID-STATE ELECTRONICS (2005)