Related references
Note: Only part of the references are listed.Cu Clip-Bonding Method With Optimized Source Inductance for Current Balancing in Multichip SiC MOSFET Power Module
Laili Wang et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2022)
Interleaved Planar Packaging Method of Multichip SiC Power Module for Thermal and Electrical Performance Improvement
Fengtao Yang et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2022)
A Dynamic Current Balancing Method for Paralleled SiC MOSFETs Using Monolithic Si-RC Snubber Based on a Dynamic Current Sharing Model
Jianwei Lv et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2022)
A Method to Balance Dynamic Current of Paralleled SiC MOSFETs With Kelvin Connection Based on Response Surface Model and Nonlinear Optimization
Cheng Zhao et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2021)
Active Gate Driver for Improving Current Sharing Performance of Paralleled High-Power SiC MOSFET Modules
Yang Wen et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2021)
An Active Gate Driver for Dynamic Current Sharing of Paralleled SiC MOSFETs
Xun Wang et al.
2021 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE) (2021)
Imbalance Current Analysis and Its Suppression Methodology for Parallel SiC MOSFETs with Aid of a Differential Mode Choke
Zheng Zeng et al.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS (2020)
Chips Classification for Suppressing Transient Current Imbalance of Parallel-Connected Silicon Carbide MOSFETs
Junji Ke et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2020)
Effect of Asymmetric Layout and Unequal Junction Temperature on Current Sharing of Paralleled SiC MOSFETs With Kelvin-Source Connection
Cheng Zhao et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2020)
Design of a Paralleled SiC MOSFET Half-Bridge Unit With Distributed Arrangement of DC Capacitors
Jianzhen Qu et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2020)
Influence of Device Parameter Variability on Current Sharing of Parallel-Connected SiC MOSFETs
Yohei Nakamura et al.
2020 IEEE 29TH ASIAN TEST SYMPOSIUM (ATS) (2020)
Layout-Dominated Dynamic Current Imbalance in Multichip Power Module: Mechanism Modeling and Comparative Evaluation
Zheng Zeng et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2019)
Magnetic Integration Into a Silicon Carbide Power Module for Current Balancing
Zichen Miao et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2019)
Modelling parallel SiC MOSFETs: thermal self-stabilisation vs. switching imbalances
Teresa Bertelshofer et al.
IET POWER ELECTRONICS (2019)
Influence of Paralleling Dies and Paralleling Half-Bridges on Transient Current Distribution in Multichip Power Modules
Helong Li et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2018)
Balancing of Peak Currents Between Paralleled SiC MOSFETs by Drive-Source Resistors and Coupled Power-Source Inductors
Yincan Mao et al.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS (2017)
Passive Balancing of Peak Currents Between Paralleled MOSFETs With Unequal Threshold Voltages
Yincan Mao et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2017)
A Double-End Sourced Wire-Bonded Multichip SiC MOSFET Power Module With Improved Dynamic Current Sharing
Miao Wang et al.
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS (2017)
A Novel DBC Layout for Current Imbalance Mitigation in SiC MOSFET Multichip Power Modules
Helong Li et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2016)
The Effect of Electrothermal Nonuniformities on Parallel Connected SiC Power Devices Under Unclamped and Clamped Inductive Switching
Ji Hu et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2016)
Influences of Device and Circuit Mismatches on Paralleling Silicon Carbide MOSFETs
Helong Li et al.
IEEE TRANSACTIONS ON POWER ELECTRONICS (2016)
Active gate control for current balancing in parallel connected IGBT modules in solid state modulators
D. Bortis et al.
2007 IEEE PULSED POWER CONFERENCE, VOLS 1-4 (2007)
Share Paper
