4.8 Article

Quasi-Flying Gate Concept Used for Short-Circuit Detection on SiC Power MOSFETs Based on a Dual-Port Gate Driver

Journal

IEEE TRANSACTIONS ON POWER ELECTRONICS
Volume 38, Issue 6, Pages 6934-6938

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TPEL.2023.3258640

Keywords

Logic gates; MOSFET; Switches; Circuit faults; Silicon carbide; Gate drivers; Couplings; Driver circuits; fault detection; fault protection; gate drivers; gate leakage; power mosfet; power semiconductor devices; reliability engineering; silicon carbide; wide band gap semiconductors

Ask authors/readers for more resources

The proposed dual-port gate driver architecture uses quasi-flying gate concept to protect SiC power MOSFETs from short-circuit events. Hard switching faults extract charges through leakage current, while faults under load lead to charge injection into the gate. These phenomena cause gate-source voltage perturbations, which are amplified by the gate resistor. A small gate resistance is used for high switching dynamics, while a larger one is switched on during pulsewidth modulation to detect faults. Experimental results show promising detection and protection in less than 300 ns.
The proposed dual-port gate driver architecture relies on a quasi-flying gate concept to protect SiC power mosfets against short-circuit events. Hard switching faults (HSFs) extract charges from the gate by causing a leakage current toward the source, while faults under load (FUL) lead to charge injection into the gate through the reverse transfer capacitance (C-GD). Such phenomena lead to perturbations of the gate-source voltage (V-GS), which are amplified by the gate resistor, acting as an enhancer of short-circuit signatures. Thus, a small gate resistance is used to ensure high switching dynamics, while a larger one is switched on during pulsewidth modulation on-state operation to identify possible faults. A dual-port gate driver is then proposed to ensure fast switching with HSF and FUL monitoring. The fault detection scheme relies on comparing two thresholds to V-GS relative changes to the nominal gate voltage. Experimental results using TO-247 package 1.2-kV/36-A SiC mosfets exhibit promising inverter leg short-circuit detection and protection against faults in less than 300 ns.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.8
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available