4.5 Article

System Design and Prototyping for the CMS Level-1 Trigger at the High-Luminosity LHC

Journal

IEEE TRANSACTIONS ON NUCLEAR SCIENCE
Volume 70, Issue 6, Pages 1075-1082

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TNS.2023.3247510

Keywords

Field programmable gate arrays (FPGA); high-luminosity large-hadron collider (HL-LHC); physics; trigger

Ask authors/readers for more resources

The high-luminosity large-hadron collider (HLLHC) is expected to achieve high-precision measurements and evaluations of the standard model (SM) and explore new physics. The success of the HL-LHC program relies on efficient data collection and precise event reconstruction in the challenging environment of 200 proton-proton interactions. To meet these requirements, the CMS detector plans to upgrade its data acquisition (DAQ) and trigger system. The Level-1 trigger system, with advanced hardware and modular, flexible algorithms, will handle the high bandwidth and processing demands of HL-LHC.
The high-luminosity large-hadron collider (HLLHC) is planned to offer a very ambitious physics program, with high-precision measurement and evaluation of the standard model (SM), and motivate the searches for new physics. The efficient data collection and precise events reconstruction in the harsh environment of 200 proton-proton interactions are vital for achieving the success of the HL-LHC program. To realize these requirements, the compact muon solenoid (CMS) detector has planned to completely replace the data acquisition (DAQ) and trigger system. The CMS Level-1 trigger system will handle the enormous detector input bandwidth of 63 Tb/s with a maximum output rate of 750 kHz and is desired to complete the processing within 12.5 mu s. For this purpose, CMS has planned to replace the Phase-1 mu telecommunications computing architecture (TCA)-based processor boards and crates an advanced TCA (ATCA) form factor. Each ATCA board will host Xilinx large UltraScale/UltraScale+ family field programmable gate arrays (FPGAs) and support more than a hundred high-speed optical links (similar to 28 Gb/s), capable of meeting the high bandwidth and processing requirements of HL-LHC. Along with the advancement in hardware, the Level-1 trigger system will employ highly modular, flexible, and adequately sophisticated algorithms that were only possible in offline reconstruction, such as the particle flow (PF) algorithm. The modular and flexible architecture will help address the HL-LHC dynamic physics requirements. We will discuss the details of system design, prototyping, and the algorithms employed for the Level-1 trigger system.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available