4.5 Article

Resistorless Memristor Emulators: Floating and Grounded Using OTA and VDBA for High-Frequency Applications

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCAD.2022.3189837

Keywords

Memristors; Transconductance; Voltage; Capacitors; Transistors; MOSFET; Semiconductor device modeling; Current-mode (CM); high frequency; memristor; operational transconductance amplifier (OTA); voltage differencing buffered amplifier (VDBA)

Ask authors/readers for more resources

This article proposes a resistorless electronically tunable grounded and floating memristor emulator based on current-mode building blocks. The proposed emulator shows robustness and maintains performance under non-ideal conditions such as temperature fluctuations and process corner variations. Layout and simulation using CADENCE environment validate the accuracy and stability of the emulator. The pinched hysteresis loop can reach up to 5 MHz, and the emulator maintains good performance in terms of speed and operating range. Binary frequency shift keying (BFSK) experiments have been conducted to validate its functionality in applications such as communication systems, analog computation, and neuromorphic and biological systems.
The design of the memristor emulator, which has found widespread of applications in analog computation, neuromorphic and biological systems, communications, etc., is much sought for. In this article, a resistorless electronically tunable grounded and floating memristor emulator by employing current-mode (CM) building blocks: operational transconductance amplifier (OTA) and voltage differencing buffered amplifier (VDBA) has been proposed. The proposed emulators can be configured as incremental and decremental operations. The robustness of the proposed emulator has been verified by performing various analyses: nonideal interpretations, process corner variations, temperature fluctuations, and nonvolatility behavior. The layout has been performed, and the theoretical fingerprint characteristics have been simulated and observed using 180-nm CMOS process parameters in the Cadence environment. The pinched hysteresis loop of the proposed memristor emulator maintains up to 5 MHz. The proposed memristor emulator uses less number of circuit components, but it maintains performance in terms of speed and operating range of frequency. Binary frequency shift keying (BFSK) has been performed using the proposed memristor to validate its functionality in the application. This memristor emulator with superior performance can be integrated into the communication system, analog computation, neuromorphic and biological systems, etc.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available