4.5 Article

A High-Throughput Hardware Design for the AV1 Decoder Intraprediction

Related references

Note: Only part of the references are listed.
Article

Modern Video Coding: Methods, Challenges and Systems

Roberta De Carvalho Nobre Palau et al.

Journal of Integrated Circuits and Systems (2021)

Article Engineering, Electrical & Electronic

A Technical Overview of AV1

Jingning Han et al.

Summary: The AV1 video compression format, developed by the Alliance for Open Media consortium, achieves over 30% reduction in bit rate compared to its predecessor VP9 for the same decoded video quality. This article provides a technical overview of the AV1 codec design, focusing on compression performance gains and considerations for hardware feasibility.

PROCEEDINGS OF THE IEEE (2021)

Article Engineering, Electrical & Electronic

A High-Throughput Hardware Architecture for AV1 Non-Directional Intra Modes

Marcel Moscarelli Correa et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2020)

Article Computer Science, Hardware & Architecture

Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders

Grzegorz Pastuszak

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)

Proceedings Paper Engineering, Electrical & Electronic

Hardware Design of DC/CFL Intra-Prediction Decoder for the AV1 Codec

Jones Goebel et al.

2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019) (2019)

Article Computer Science, Information Systems

A Compact 32-Pixel TU-Oriented and SRAM-Free Intra Prediction VLSI Architecture for HEVC Decoder

Yibo Fan et al.

IEEE ACCESS (2019)

Article Computer Science, Hardware & Architecture

A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K

Thkayuki Onishi et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)

Article Engineering, Electrical & Electronic

A QFHD 30-frames/s HEVC Decoder Design

Pai-Tse Chiang et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY (2016)

Proceedings Paper Computer Science, Theory & Methods

The Thor Video Codec

Gisle Bjontegaard et al.

2016 DATA COMPRESSION CONFERENCE (DCC) (2016)

Article Computer Science, Hardware & Architecture

An Effective Combination of Power Scaling for H.264/AVC Compression

Hyun Kim et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2015)

Article Computer Science, Hardware & Architecture

High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications

Gang He et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2014)

Article Computer Science, Hardware & Architecture

Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding

Chao-Tsung Huang et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2014)

Article Engineering, Electrical & Electronic

A Power-Efficient Configurable Low-Complexity MIMO Detector

Chien-Jen Huang et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2009)

Article Engineering, Electrical & Electronic

Overview of the H.264/AVC video coding standard

T Wiegand et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY (2003)