4.5 Article

DTC: A Drift-Tolerant Coding to Improve the Performance and Energy Efficiency of -Level-Cell Phase-Change Memory

Related references

Note: Only part of the references are listed.
Article Computer Science, Hardware & Architecture

LLSM: A Lifetime-Aware Wear-Leveling for LSM-Tree on NAND Flash Memory

Dharamjeet et al.

Summary: This article introduces an enhanced lifetime-aware wear-leveling strategy (LLSM) for LSM-tree on flash memory SSDs. By considering the data access frequency of the LSM-tree between different levels, LLSM redesigns the block allocation strategy and proposes a proactive swapping strategy, which can effectively prolong the lifespan of SSDs.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2022)

Article Engineering, Electrical & Electronic

PCM-Based Analog Compute-In-Memory: Impact of Device Non-Idealities on Inference Accuracy

X. Sun et al.

Summary: The study investigates the impact of phase change memory (PCM) device non-idealities on deep neural network (DNN) inference accuracy. Nonlinear I-V, resistance variation, read noise, and resistance drift are identified as important factors affecting accuracy. Methods such as temperature-specific weight remapping, variation-aware training, and weight transfusion are proposed to mitigate accuracy degradation caused by non-idealities. Additional area for storing pre-trained weights is identified as the main overhead for implementing the weight transfusion method.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

Proceedings Paper Computer Science, Hardware & Architecture

A Write-friendly Arithmetic Coding Scheme for Achieving Energy-Efficient Non-Volatile Memory Systems

Yi-Shen Chen et al.

Summary: This study proposes a write-friendly arithmetic coding technique to jointly manage storage-class memory and data compression technologies for achieving energy-efficient non-volatile memory systems. The concept of ignorable bits is introduced to skip write operations when storing compressed data into SCM devices, leading to promising results in a series of intensive experiments.

2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) (2021)

Article Computer Science, Hardware & Architecture

A Survey of Non-Volatile Main Memory Technologies: State-of-the-Arts, Practices, and Future Directions

Hai-Kun Liu et al.

Summary: This article discusses the potential of Non-Volatile Main Memories (NVMMs) as a technology for future memory systems, highlighting their advantages and challenges. It reviews the current landscape of NVMM technologies, surveys state-of-the-art studies, and presents best practices in hybrid memory system designs. The vision for future research directions of NVMMs, along with design challenges and opportunities, is also outlined.

JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY (2021)

Review Physics, Applied

An overview of phase-change memory device physics

Manuel Le Gallo et al.

JOURNAL OF PHYSICS D-APPLIED PHYSICS (2020)

Article Computer Science, Hardware & Architecture

Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement

Taehyun Kwon et al.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2020)

Article Engineering, Electrical & Electronic

The Impact of Resistance Drift of Phase Change Memory (PCM) Synaptic Devices on Artificial Neural Network Performance

Sangheon Oh et al.

IEEE ELECTRON DEVICE LETTERS (2019)

Article Computer Science, Hardware & Architecture

Achieving Lossless Accuracy with Lossy Programming for Efficient Neural-Network Training on NVM-Based Systems

Wei-Chen Wang et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2019)

Article Computer Science, Hardware & Architecture

DyPhase: A Dynamic Phase Change Memory Architecture With Symmetric Write Latency and Restorable Endurance

Ishan G. Thakkar et al.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2018)

Article Computer Science, Hardware & Architecture

Exploiting Approximate MLC-PCM in Low-Power Embedded Systems

Mohammad Taghi Teimoori Nodeh et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2018)

Article Computer Science, Hardware & Architecture

Emerging NVM: A Survey on Architectural Integration and Research Challenges

Jalil Boukhobza et al.

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS (2018)

Article Engineering, Electrical & Electronic

A Resistance Drift Compensation Scheme to Reduce MLC PCM Raw BER by Over 100x for Storage Class Memory Applications

Win-San Khwa et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2017)

Article Computer Science, Theory & Methods

HL-PCM: MLC PCM Main Memory with Accelerated Read

Mohammad Arjomand et al.

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS (2017)

Article Computer Science, Hardware & Architecture

An energy-efficient encryption mechanism for NVM-based main memory in mobile systems

Duo Liu et al.

JOURNAL OF SYSTEMS ARCHITECTURE (2017)

Proceedings Paper Computer Science, Hardware & Architecture

Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor

Mingzhe Zhang et al.

2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA) (2017)

Article Computer Science, Hardware & Architecture

Improving PCM Endurance with a Constant-Cost Wear Leveling Design

Yu-Ming Chang et al.

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS (2016)

Article Computer Science, Hardware & Architecture

A Survey of Phase Change Memory Systems

Fei Xia et al.

JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY (2015)

Proceedings Paper Computer Science, Hardware & Architecture

A Reliable 3D MLC PCM Architecture with Resistance Drift Predictor

Majid Jalili et al.

2014 44TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN) (2014)

Article Computer Science, Hardware & Architecture

A Resource-Driven DVFS Scheme for Smart Handheld Devices

Yu-Ming Chang et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2013)

Article Computer Science, Hardware & Architecture

Implementation Strategy for Downgraded Flash-Memory Storage Devices

Jen-Wei Hsieh et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2013)

Article Engineering, Electrical & Electronic

A 0.1-mu m 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation

Sangbeom Kang et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2007)