4.6 Article

Hamming-Distance Trellis Min-Max-Based Architecture for Non-Binary LDPC Decoder

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Efficient First Four Minimum Values Finder for NB-LDPC Decoders With Compressed Messages

Thang Xuan Pham et al.

Summary: This paper proposes an efficient F4M finder architecture for NB-LDPC decoders, which achieves a balance between hardware complexity and error-correcting performance. Experimental results demonstrate the hardware efficiency advantages of the proposed architecture.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2022)

Article Engineering, Electrical & Electronic

Minimal-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes

Thang Xuan Pham et al.

Summary: A novel MS-TMM algorithm is proposed in this article to reduce the complexity and improve the decoding throughput of NB-LDPC decoders, successfully implemented for (837,726) NB-LDPC code using CMOS technology. The implementation results show a significant reduction in hardware complexity and highest efficiency compared to existing works.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2021)

Article Computer Science, Information Systems

An Efficient Short High-Order Non-Binary LDPC Decoder Architecture Using a Message-Adaptation EMS Algorithm

Wei-Xiang Chu et al.

Summary: This paper introduces an efficient layered decoder architecture for short high-order non-binary LDPC codes, utilizing a hardware-friendly MA-EMS algorithm and early termination scheme to reduce decoding cycles and storage requirements, as well as improve hardware efficiency.

IEEE ACCESS (2021)

Proceedings Paper Engineering, Electrical & Electronic

High-Efficient Nonbinary LDPC Decoder with Early Layer Decoding Schedule

Thang Xuan Pham et al.

Summary: This paper proposes an early layered decoding schedule based on nonbinary quasi-cyclic LDPC code features to increase decoder throughput. Experimental results using TSMC 90-nm CMOS technology demonstrate that the proposed decoding schedule improves throughput with almost the same hardware complexity compared to the state-of-the-art NB-LDPC decoder. In particular, significant improvements in throughput and efficiency are achieved when both early layer decoding schedule and early decoding termination are enabled.

2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) (2021)

Article Engineering, Electrical & Electronic

Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes

Jing Tian et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2020)

Article Computer Science, Information Systems

An Efficient High-Rate Non-Binary LDPC Decoder Architecture With Early Termination

Mao-Ruei Li et al.

IEEE ACCESS (2019)

Article Computer Science, Hardware & Architecture

Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields

Huyen Pham Thi et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)

Article Computer Science, Hardware & Architecture

Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min-Max Algorithm

Jesus O. Lacruz et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2016)

Article Computer Science, Hardware & Architecture

High-Performance NB-LDPC Decoder With Reduction of Message Exchange

Jesus O. Lacruz et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2016)

Article Computer Science, Hardware & Architecture

Simplified Trellis Min-Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes

Jesus O. Lacruz et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2015)

Article Engineering, Electrical & Electronic

A High-Throughput Trellis-Based Layered Decoding Architecture for Non-Binary LDPC Codes Using Max-Log-QSPA

Yeong-Luh Ueng et al.

IEEE TRANSACTIONS ON SIGNAL PROCESSING (2013)

Article Engineering, Electrical & Electronic

Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes

Jun Lin et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2010)

Article Engineering, Electrical & Electronic

Construction of Non-Binary Quasi-Cyclic LDPC Codes by Arrays and Array Dispersions

Bo Zhou et al.

IEEE TRANSACTIONS ON COMMUNICATIONS (2009)

Article Engineering, Electrical & Electronic

Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation

Chin-Long Wey et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2008)

Article Engineering, Electrical & Electronic

Decoding algorithms for nonbinary LDPC codes over GF(q)

David Declercq et al.

IEEE TRANSACTIONS ON COMMUNICATIONS (2007)