4.5 Article

Significant improvement of endurance of Si FeFET through minor hysteresis loop and narrow write pulse width

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Effects of High-Pressure Annealing on the Low-Frequency Noise Characteristics in Ferroelectric FET

Wonjun Shin et al.

Summary: This study investigates the low-frequency noise (LFN) characteristics of hafnium-zirconium oxide (HZO) ferroelectric field-effect transistors (FeFETs) with and without high-pressure forming gas annealing (HPA) treatment. The origin of 1/f noise in the FeFET without HPA changes from carrier number fluctuation to Hooge's mobility fluctuation after wake-up due to remote phonon scattering from the polarized HZO. Additionally, the Hooge's parameter is increased by program/erase (P/E) cycling-induced stress. On the other hand, only correlated mobility fluctuation is increased after wake-up in the FeFET with HPA. Furthermore, the LFN of the FeFET with HPA exhibits robustness to P/E cycling-induced stress after wake-up, demonstrating superb endurance performance.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Engineering, Electrical & Electronic

High Speed and Large Memory Window Ferroelectric HfZrO2 FinFET for High-Density Nonvolatile Memory

Siao-Cheng Yan et al.

Summary: In this study, HfZrO2 ferroelectric fin field-effect transistors were fabricated and demonstrated excellent performance in terms of memory window, retention time, compatibility with current FinFET process, and reliability. These Fe-FinFETs are considered promising candidates for high-density ferroelectric field-effect transistor memory applications.

IEEE ELECTRON DEVICE LETTERS (2021)

Article Engineering, Electrical & Electronic

Program/Erase Scheme for Suppressing Interface Trap Generation in HfO2-Based Ferroelectric Field Effect Transistor

Jinhong Min et al.

Summary: The endurance of HfO2-based ferroelectric FET (FeFET) was investigated by using various program/erase (PG/ER) pulse schemes. It was found that a long T-ramp but short T-hold are desirable to suppress the interface trap generation in FeFET.

IEEE ELECTRON DEVICE LETTERS (2021)

Article Engineering, Electrical & Electronic

Reduced Asymmetric Memory Window Between Si-Based n- and p-FeFETs With Scaled Ferroelectric HfZrOx and AlON Interfacial Layer

Hao-Kai Peng et al.

Summary: Research on Si-based n- and p-FeFETs with 5-nm ferroelectric HfZrOx and high-k AlON interfacial layer showed that optimizing materials and interface quality can significantly reduce memory window asymmetry, improve cycling endurance, and achieve retention performance comparable to n-FeFETs.

IEEE ELECTRON DEVICE LETTERS (2021)

Article Materials Science, Multidisciplinary

HfO2-based Ferroelectric Field-Effect-Transistor with Large Memory Window and Good Synaptic Behavior

Weixing Huang et al.

Summary: In this study, FeFETs with replacement metal gate process were fabricated and the influence of gate length, gate width, and annealing temperature on memory window was investigated. The results showed the significant impact of fringe effect and interface trap density on FeFET performance.

ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY (2021)

Article Engineering, Electrical & Electronic

Ferroelectric HfO2 Memory Transistors With High-κ Interfacial Layer and Write Endurance Exceeding 1010 Cycles

Ava Jiang Tan et al.

Summary: Appropriate engineering of the interfacial layer can substantially improve the performance and reliability of FeFET devices.

IEEE ELECTRON DEVICE LETTERS (2021)

Article Engineering, Electrical & Electronic

Improved TDDB Reliability and Interface States in 5-nm Hf0.5Zr0.5O2 Ferroelectric Technologies Using NH3 Plasma and Microwave Annealing

Yi-Hsuan Chen et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

Recovery of Cycling Endurance Failure in Ferroelectric FETs by Self-Heating

Halid Mulaosmanovic et al.

IEEE ELECTRON DEVICE LETTERS (2019)

Article Engineering, Electrical & Electronic

Non-Volatile Ferroelectric FETs Using 5-nm Hf0.5Zr0.5O2 With High Data Retention and Read Endurance for 1T Memory Applications

K-T. Chen et al.

IEEE ELECTRON DEVICE LETTERS (2019)

Article Engineering, Electrical & Electronic

Program/Erase Cycling Degradation Mechanism of HfO2-Based FeFET Memory Devices

Binjian Zeng et al.

IEEE ELECTRON DEVICE LETTERS (2019)

Article Engineering, Electrical & Electronic

Improved Endurance of HfO2-Based Metal-Ferroelectric-Insulator-Silicon Structure by High-Pressure Hydrogen Annealing

Seungyeol Oh et al.

IEEE ELECTRON DEVICE LETTERS (2019)

Article Materials Science, Multidisciplinary

Low-Frequency Noise Assessment of Work Function Engineering Cap Layers in High-k Gate Stacks

C. Claeys et al.

ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY (2019)

Article Engineering, Electrical & Electronic

A Study of Endurance Issues in HfO2-Based Ferroelectric Field Effect Transistors: Charge Trapping and Trap Generation

Nanbo Gong et al.

IEEE ELECTRON DEVICE LETTERS (2018)

Article Engineering, Electrical & Electronic

A Nitrided Interfacial Oxide for Interface State Improvement in Hafnium Zirconium Oxide-Based Ferroelectric Transistor Technology

Ava J. Tan et al.

IEEE ELECTRON DEVICE LETTERS (2018)

Article Engineering, Electrical & Electronic

Critical Role of Interlayer in Hf0.5Zr0.5O2 Ferroelectric FET Nonvolatile Memory Performance

Kai Ni et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2018)

Article Physics, Applied

Phase transitions in ferroelectric silicon doped hafnium oxide

T. S. Boescke et al.

APPLIED PHYSICS LETTERS (2011)

Article Physics, Applied

Ferroelectric Zr0.5Hf0.5O2 thin films for nonvolatile memory applications

J. Mueller et al.

APPLIED PHYSICS LETTERS (2011)

Article Engineering, Electrical & Electronic

Tunneling 1/fγ noise in 5 nm HfO2/2.1 nm SiO2 gate stack n-MOSFETs

E Simoen et al.

SOLID-STATE ELECTRONICS (2005)

Article Engineering, Electrical & Electronic

Low-frequency noise Behavior of SiO2-HfO2 dual-layer gate dielectric nMOSFETs with different interfacial oxide thickness

E Simoen et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2004)