4.5 Article

High Performance Parallel Pseudorandom Number Generator on Cellular Automata

Journal

SYMMETRY-BASEL
Volume 14, Issue 9, Pages -

Publisher

MDPI
DOI: 10.3390/sym14091869

Keywords

cellular automata; pseudorandom number generation; parallel computing; hardware-based parallel implementation

Ask authors/readers for more resources

The practice of developing data confidentiality algorithms lacks some important features such as velocity and predictability. This paper presents a new algorithm for generating pseudorandom numbers on cellular automata, which is fast, repeatable, unpredictable, and can be used in cryptographic systems. Experimental results show that the proposed algorithm significantly outperforms existing methods and algorithms in terms of statistical testing.
Nowadays, the practice of developing algorithms to maintain the confidentiality of data shows that there is a lack of some features, such as velocity, predictability, etc. Generating pseudorandom numbers is one such problem that lies in the basement of many algorithms, even in hardware microprograms. An unreliable generator can cause cyberattacks on it, despite the security in the upper layers. At the same time, the algorithm should be fast enough to provide uninterrupted circuit work for the entire system. The paper presents a new algorithm generating pseudorandom numbers on cellular automata, which is not only fast and easy-repeating, but unpredictable enough and can be used in cryptographic systems. One of the main tasks of pseudorandom number generators (PRNG) is to present a high level of nonlinearity, or as it can also be named, asymmetry. Using the National Institute of Standards and Technology (NIST) statistical test suite for random number generators and pseudorandom number generators, it is shown that the presented algorithm is more than three times superior to the state-of-the-art methods and algorithms in terms of p-value. A high level of the presented algorithm's parallelization allows for implementation effectively on calculators with parallel structure. Central Processing Unit (CPU)-based architecture, Field-Programmable Gate Array (FPGA)-based architecture, Compute Unified Device Architecture (CUDA)-based architecture of PRNG and different PRNG implementations are presented to confirm the high performance of the proposed solution.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.5
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available