4.7 Article

Design and simulation of a compact graphene-based plasmonic D flip-flop

Journal

OPTICS AND LASER TECHNOLOGY
Volume 155, Issue -, Pages -

Publisher

ELSEVIER SCI LTD
DOI: 10.1016/j.optlastec.2022.108436

Keywords

Contrast ratio; Flip-flop; Graphene; Surface plasmon polariton

Funding

  1. Shahid Chamran University of Ahvaz [SCU.EE99.672]

Ask authors/readers for more resources

A compact graphene-based plasmonic D flip-flop structure is proposed for optical integrated circuits, with high contrast ratio outputs suitable for sequential circuit applications. The design features two output ports Q and Q' for signals Q and Q' respectively, in contrast to previous work which only had one port for signal Q.
In this paper, a compact graphene-based plasmonic D flip-flop is presented where the graphene waveguides are sandwiched between two SnO2 layers. The structure includes two input ports CLK and D, and two output ports Q and Q'. The input signals transmit through the waveguides and interfere with other signals. A portion of input signal D appears at port Q, and another portion interferes with the incoming signal from port CLK then is guided toward port Q'. The commercial Lumerical software is used to solve Maxwell's equations and simulate the propagation of terahertz waves. The finite difference time domain method is used to calculate the electric and magnetic components of waves throughout the structure. The structure is studied at the transverse magnetic mode, and the perfectly matched layer is assumed at boundaries. The wavelength is assumed from 12.7 mu m to 13.1 mu m, and the area of the structure is 0.83 mu m(2). The small area of the designed flip-flop is an essential feature for use in optical integrated circuits. The contrast ratio of outputs Q and Q' is about 7.3 dB and 13 dB, respectively which is more than the previous work. In comparison to the last work which had one port for signal Q, two output ports for signals Q and Q' are designed in this work. This feature is needed for employing the flip-flop at sequential circuits.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.7
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available