4.6 Article

Schedulability analysis for 3-phase tasks with partitioned fixed-priority scheduling

Related references

Note: Only part of the references are listed.
Article Computer Science, Hardware & Architecture

Bus-contention aware WCRT analysis for the 3-phase task model considering a work-conserving bus arbitration scheme

Jatin Arora et al.

Summary: The usage of multicore processors in most modern systems is common; however, their application in systems with strict timing requirements remains a subject of ongoing research. The 3-phase task execution model is a helpful tool in controlling the contention in multicore systems due to shared resources like caches and memory buses. By dividing task execution into distinct memory and execution phases, this model improves predictability and enables precise computation of bus and memory contention, leading to improved taskset schedulability.

JOURNAL OF SYSTEMS ARCHITECTURE (2022)

Article Computer Science, Theory & Methods

A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems

Claire Maiza et al.

ACM COMPUTING SURVEYS (2019)

Article Computer Science, Theory & Methods

A real-time scratchpad-centric OS with predictable inter/intra-core communication for multi-core embedded systems

Rohan Tabish et al.

REAL-TIME SYSTEMS (2019)

Article Computer Science, Theory & Methods

Memory-centric scheduling for multicore hard real-time systems

Gang Yao et al.

REAL-TIME SYSTEMS (2012)

Article Computer Science, Hardware & Architecture

Real-Time Performance Analysis of Multiprocessor Systems with Shared Memory

Simon Schliecker et al.

ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS (2010)