4.5 Article

A 12-Bit Current-Steering DAC With Unary-Splitting-Binary Segmented Architecture and Improved Decoding Circuit Topology

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

An ISI Scrambling Technique for Dynamic Element Matching Current-Steering DACs

Jason Remple et al.

Summary: This study introduces a new technique, ISI scrambling, which, when used in conjunction with DEM technology, ensures that the ISI of a DAC is free from nonlinear distortion. Experimental results show that using the ISI scrambling technique can improve the linearity of DACs and closely match the predicted theoretical results.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2022)

Article Engineering, Electrical & Electronic

A 10-bit 500-MS/s Current Steering DAC with Improved Random Layout

Xingyuan Tong et al.

CHINESE JOURNAL OF ELECTRONICS (2020)

Article Engineering, Electrical & Electronic

Switching sequence optimization for gradient errors compensation in the current-steering DAC design

Kejun Wu et al.

MICROELECTRONICS JOURNAL (2020)

Article Engineering, Electrical & Electronic

Demystifying and Mitigating Code-Dependent Switching Distortions in Current-Steering DACs

Longqiang Lai et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)

Article Computer Science, Hardware & Architecture

High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure

Wei Mao et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)

Article Engineering, Electrical & Electronic

Compensation and Calibration Techniques for Current-Steering DACs

Samantha M. McDonnell et al.

IEEE CIRCUITS AND SYSTEMS MAGAZINE (2017)

Article Computer Science, Hardware & Architecture

Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC

Neelanjana Pal et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2016)

Article Engineering, Electrical & Electronic

A 12 bit 1 GS/s Dual-Rate Hybrid DAC With an 8 GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving > 75 dB SFDR Over the Nyquist Band

Shiyu Su et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2015)

Article Engineering, Electrical & Electronic

Low-Overhead Self-Healing Methodology for Current Matching in Current-Steering DAC

Renzhi Liu et al.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2015)

Article Computer Science, Hardware & Architecture

A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18 μm CMOS

Maliang Liu et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2015)

Article Engineering, Electrical & Electronic

A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection

Wei-Te Lin et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)

Article Engineering, Electrical & Electronic

A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With > 70 dB SFDR up to 500 MHz

Wei-Hsin Tseng et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)

Article Engineering, Electrical & Electronic

A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter

A Van den Bosch et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2001)