4.5 Article

Image processing with high-speed and low-energy approximate arithmetic circuit

Related references

Note: Only part of the references are listed.
Article Computer Science, Artificial Intelligence

Simulation and performance analysis of 15 Nm FinFET based carry skip adder

N. Duraivel et al.

Summary: This article focuses on designing higher performance adders in the semiconductor industry using 15-nm FinFET technology, proposing a solution to improve efficiency through the use of complex gate logic. The research demonstrates that FinFET technology has been successfully implemented in semiconductor devices, showing significant reductions in power consumption.

COMPUTATIONAL INTELLIGENCE (2021)

Article Engineering, Electrical & Electronic

Design of efficient approximate 1-bit Full Adder cells using CNFET technology applicable in motion detector systems

Zahra Zareei et al.

Summary: Two novel approximate Full Adder cells with capacitive threshold logic using carbon nanotube field-effect transistor technology are presented in this paper. Extensive simulations are carried out to investigate the efficiency of the proposed cells at both application and transistor levels. The results show the superiority of the proposed cells compared to others, considering a compromise between application and hardware-level metrics.

MICROELECTRONICS JOURNAL (2021)

Article Computer Science, Hardware & Architecture

Approximate Full Adders for Energy Efficient Image Processing Applications

M. C. Parameshwara

Summary: This paper introduces six novel approximate 1-bit full adders (AFAs) for inexact computing, derived from state-of-the-art exact 1-bit full adder (EFA) architectures. Performance comparison with reported AFAs (RAAs) shows that AFA1 and AFA2 are energy-efficient adders with high PSNR among all the proposed AFAs.

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS (2021)

Article Engineering, Electrical & Electronic

Accuracy-Adaptive Spintronic Adder for Image Processing Applications

Abdolah Amirany et al.

Summary: Approximate computing is a computing paradigm that can trade accuracy for power, area, and delay, and magnetic tunnel junction cells can further advance these developments. In this research, two novel MTJ-based approximate full-adder circuits are proposed and evaluated, with an extension to an 8-bit accuracy-adaptive adder. The proposed accuracy-adaptive adder offers significant improvements in power and performance compared to conventional accurate counterparts at the expense of tolerable loss of accuracy.

IEEE TRANSACTIONS ON MAGNETICS (2021)

Article Computer Science, Hardware & Architecture

A Radiation-Hardened CMOS Full-Adder Based on Layout Selective Transistor Duplication

Sarah Azimi et al.

Summary: In this study, a new radiation-hardened-by-design full-adder cell on 45-nm technology was proposed, which reduced SET sensitivity through selective duplication of sensitive transistors and improved performance and power overhead. Experimental results showed a 62% reduction in SET sensitivity compared to the unhardened design.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2021)

Article Engineering, Electrical & Electronic

An Efficient Ultra-Low-Power and Superior Performance Design of Ternary Half Adder Using CNFET and Gate-Overlap TFET Devices

Sanjay Vidhyadharan et al.

Summary: This paper presents a novel design paradigm for implementing ternary logic circuits using GOTFETs and CNFETs, achieving higher performance and lower power consumption compared to traditional CMOS designs. By directly designing ternary logical functions and reducing transistor count and interconnects, the proposed circuits demonstrate significant improvements in terms of delay and power consumption. The introduced THA circuits show remarkable reductions in transistor count, delay, and power consumption compared to conventional CMOS designs.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2021)

Article Computer Science, Hardware & Architecture

Design of approximate adders and multipliers for error tolerant image processing

G. Anusha et al.

MICROPROCESSORS AND MICROSYSTEMS (2020)

Article Computer Science, Hardware & Architecture

Process variation-aware approximate full adders for imprecision-tolerant applications

Mohammad Mirzaei et al.

COMPUTERS & ELECTRICAL ENGINEERING (2020)

Article Computer Science, Hardware & Architecture

High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications

R. Jothin et al.

MICROPROCESSORS AND MICROSYSTEMS (2020)

Proceedings Paper Computer Science, Hardware & Architecture

Low-Power and Energy-Efficient Full Adders With Approximate Adiabatic Logic for Edge Computing

Wu Yang et al.

2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020) (2020)

Article Engineering, Electrical & Electronic

An efficient inexact Full Adder cell design in CNFET technology with high-PSNR for image processing

Roghayeh Ataie et al.

INTERNATIONAL JOURNAL OF ELECTRONICS (2019)

Article Computer Science, Hardware & Architecture

Design and Analysis of Approximate Redundant Binary Multipliers

Weiqiang Liu et al.

IEEE TRANSACTIONS ON COMPUTERS (2019)

Article Engineering, Electrical & Electronic

A low leakage TG-CNTFET-based inexact full adder for low power image processing applications

Candy Goyal et al.

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2019)

Article Multidisciplinary Sciences

Modern microprocessor built from complementary carbon nanotube transistors

Gage Hills et al.

NATURE (2019)

Article Engineering, Electrical & Electronic

Error-tolerability enhancement via bit inversion and median filtering for single-bit errors in image processing circuits

Tong-Yu Hsieh et al.

MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS (2018)

Article Computer Science, Hardware & Architecture

Approximate Computing: A Survey

Qiang Xu et al.

IEEE DESIGN & TEST (2016)

Article Engineering, Electrical & Electronic

Future of nano CMOS technology

Hiroshi Iwai

SOLID-STATE ELECTRONICS (2015)

Article Engineering, Electrical & Electronic

A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology

Yavar Safaei Mehrabani et al.

CIRCUITS SYSTEMS AND SIGNAL PROCESSING (2015)

Article Chemistry, Multidisciplinary

Growth of Semiconducting Single-Walled Carbon Nanotubes by Using Ceria as Catalyst Supports

Xiaojun Qin et al.

NANO LETTERS (2014)

Article Engineering, Electrical & Electronic

CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits

Sheng Lin et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2011)

Article Engineering, Electrical & Electronic

Modeling SWCNT Bandgap and Effective Mass Variation Using a Monte Carlo Approach

Karim El Shabrawy et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2010)

Article Computer Science, Hardware & Architecture

Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style

Sumeer Goel et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2006)

Article Engineering, Electrical & Electronic

Carbon-nanotube-based voltage-mode multiple-valued logic design

A Raychowdhury et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2005)

Article Computer Science, Artificial Intelligence

Image quality assessment: From error visibility to structural similarity

Z Wang et al.

IEEE TRANSACTIONS ON IMAGE PROCESSING (2004)

Article Engineering, Electrical & Electronic

Carbon nanotube electronics

P Avouris et al.

PROCEEDINGS OF THE IEEE (2003)

Article Engineering, Electrical & Electronic

Theory of ballistic nanotransistors

A Rahman et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2003)