4.4 Article

A 200 Hz-to-10 kHz bandwidth 11.83-ENOB level-crossing ADC with single continuous-time comparator

Journal

MICROELECTRONICS JOURNAL
Volume 126, Issue -, Pages -

Publisher

ELSEVIER SCI LTD
DOI: 10.1016/j.mejo.2022.105482

Keywords

Level-crossing ADC; Fixed-window; Continuous-time comparator; Low power

Funding

  1. National Natural Science Foundation of China [61674122]

Ask authors/readers for more resources

The study introduces a fixed-window level-crossing analog-to-digital converter (LC-ADC) for biomedical electronics, which requires only one continuous-time comparator, significantly reducing power consumption compared to traditional designs. A simplified digital detection circuit is proposed to monitor the changing direction of the folded signal, leading to considerable power savings.
A fixed-window level-crossing analog-to-digital converter (LC-ADC) with only one continuous-time comparator is proposed for the biomedical electronics. Compared with the traditional LC-ADC that needs at least two comparators, the proposed LC-ADC utilizes only one continuous-time comparator, which significantly reduces the power consumption of LC-ADC. A highly digital detection circuit is proposed as a replacement of the comparator that used in previous LC-ADCs to monitor the varying direction of the folded signal. Due to the simplified circuit scale of the circuit used to detect the signal varying direction, considerable power is saved. Designed with a 0.18 mu m CMOS technology, the core area of this LC-ADC is 0.007 mm(2). With a 1.8 V supply voltage and 1 kHz input signal frequency, it achieves 73.1 dB SNDR by consuming 20.1 mu W power. The figure-of-merit value is 19.3 mm(2) fJ/Conversion.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available