4.8 Article

Asymmetric Ferroelectric-Gated Two-Dimensional Transistor Integrating Self-Rectifying Photoelectric Memory and Artificial Synapse

Journal

ACS NANO
Volume -, Issue -, Pages -

Publisher

AMER CHEMICAL SOC
DOI: 10.1021/acsnano.2c04271

Keywords

asymmetric ferroelectric gate; reconfigurability; self-rectifying; photoelectric memory; artificial synapses

Funding

  1. China National Natural Science Foundation [12074103]
  2. Program for Science & Technology Innovation Talents in University of Henan Province [202300410221]
  3. Henan Province Universities Scientific Research Key Project [21A140015]
  4. Henan Innovative science and technology team [CXTD2017080]

Ask authors/readers for more resources

In this study, a reconfigurable two-dimensional MoS2 transistor with an asymmetric ferroelectric gate is designed, demonstrating high memory and logic capability. The device exhibits excellent nonvolatile characteristics, robust electric and optic cycling, and synaptic behavior in response to different light pulses, showcasing its potential for Fe-FETs in logic processing and nonvolatile memory applications.
Ferroelectric field-effect transistors (Fe-FET) are promis-ing candidates for future information devices. However, they suffer from low endurance and short retention time, which retards the application of processing memory in the same physical processes. Here, inspired by the ferroelectric proximity effects, we design a reconfigurable two-dimen-sional (2D) MoS2 transistor featuring with asymmetric ferroelectric gate, exhibiting high memory and logic ability with a program/erase ratio of over 10(6) and a self-rectifying ratio of 10(3). Interestingly, the robust electric and optic cycling are obtained with a large switching ratio of 10(6) and nine distinct resistance states upon optical excitation with excellent nonvolatile characteristics. Meanwhile, the operation of memory mimics the synapse behavior in response to light spikes with different intensity and number. This design realizes an integration of robust processing memory in one single device, which demonstrates a considerable potential of an asymmetric ferroelectric gate in the development of Fe-FETs for logic processing and nonvolatile memory applications.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.8
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available