Related references
Note: Only part of the references are listed.Low Complexity Modified Viterbi Decoder with Convolution Codes for Power Efficient Wireless Communication
T. Kalavathi Devi et al.
WIRELESS PERSONAL COMMUNICATIONS (2022)
Design and comparative analysis of SRAM array using low leakage controlled transistor technique with improved delay
K. Gavaskar et al.
JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING (2021)
Integer-N charge pump phase locked loop for 2.4 GHz application with a novel design of phase frequency detector
Aravinda Koithyar et al.
IET CIRCUITS DEVICES & SYSTEMS (2020)
A Fast-Settling Integer-N Frequency Synthesizer Using Switched-Gain Control
Haixiang Zhao et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2020)
Toward Mobile Integrated Electronic Systems at THz Frequencies
Philipp Hillger et al.
JOURNAL OF INFRARED MILLIMETER AND TERAHERTZ WAVES (2020)
Enhanced Digital Synthesized Phase Locked Loop with High Frequency Compensation and Clock Generation
E. B. Priyanka et al.
SENSING AND IMAGING (2020)
A 10.6-mW 26.4-GHz Dual-Loop Type-II Phase-Locked Loop Using Dynamic Frequency Detector and Phase Detector
Zunsong Yang et al.
IEEE ACCESS (2020)
A 2.4-GHz Reference-Sampling Phase-Locked Loop That Simultaneously Achieves Low-Noise and Low-Spur Performance
Jahnavi Sharma et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
Proposed Design of 1 KB Memory Array Structure for Cache Memories
K. Gavaskar et al.
WIRELESS PERSONAL COMMUNICATIONS (2019)
High tolerance of charge pump leakage current in Integer-N PLL frequency synthesizer for 5G networks
Zakia Berber et al.
SIMULATION MODELLING PRACTICE AND THEORY (2019)
Design of inductively degenerated common source RF CMOS Low Noise Amplifier
D. Malathi et al.
SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES (2019)
Reference Spur Reduction Techniques for a Phase-Locked Loop
Han-Gon Ko et al.
IEEE ACCESS (2019)
Energy Efficient All-Digital Phase Locked Loop Architecture Design on High Resolution Fast Clocking Time to Digital Converter (TDC) Using Model Prescient Control (MPC) Technique
T. M. Sathish Kumar et al.
WIRELESS PERSONAL COMMUNICATIONS (2018)
Analysis of Low Power and High Speed Phase Frequency Detectors for Phase Locked Loop Design
Supraja Batchu et al.
3RD INTERNATIONAL CONFERENCE ON RECENT TRENDS IN COMPUTING 2015 (ICRTC-2015) (2015)
Design of high-frequency wide-range all digital phase locked loop in 90 nm CMOS
Prashanth Muppala et al.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING (2013)
Share Paper
