Related references
Note: Only part of the references are listed.A 60-m Range 6.16-mW Laser-Power Linear-Mode LiDAR System With Multiplex ADC/TDC in 65-nm CMOS
Maliang Liu et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2020)
A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs
Yifan Lyu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration
Ahmed M. A. Ali et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS
Athanasios T. Ramkaj et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 65-nm CMOS 6-bit 2.5-GS/s 7.5-mW 8x Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration
Dong-Ryeol Oh et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers
Jorge Lagos et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A 1-GS/s 11-Bit SAR-Assisted Pipeline ADC With 59-dB SNDR in 65-nm CMOS
Qing Liu et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2018)
A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC
Chi-Hang Chan et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2017)
A 4-GS/s Single Channel Reconfigurable Folding Flash ADC for Wireline Applications in 16-nm FinFET
Luke Wang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2017)
A Skew-Free 10 GS/s 6 bit CMOS ADC With Compact Time-Domain Signal Folding and Inherent DEM
Shuang Zhu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2016)
Thermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs
Jianyu Zhong et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2015)
A 1 GS/s 10b 18.9 mW Time-Interleaved SAR ADC With Background Timing Skew Calibration
Sunghyuk Lee et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2014)
A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration
Ahmed M. A. Ali et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2014)
A 240-mW 2.1-GS/s 52-dB SNDR Pipeline ADC Using MDAC Equalization
Jiangfeng Wu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2013)
SHA-Less Pipelined ADC With In Situ Background Clock-Skew Calibration
Pingli Huang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)
The impact of combined channel mismatch effects in time-interleaved ADCs
C Vogel
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT (2005)
Yield and speed optimization of a latch-type voltage sense amplifier
B Wicht et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2004)
Analysis of switched-capacitor common-mode feedback circuit
O Choksi et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2003)
Share Paper
