4.6 Article

Integration of Ferroelectric HfxZr1-xO2 on Vertical III-V Nanowire Gate-All-Around FETs on Silicon

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Ferroelectric Vertical Gate-All-Around Field-Effect-Transistors With High Speed, High Density, and Large Memory Window

Weixing Huang et al.

Summary: This study explores the application advantages of ferroelectric vertical gate-all-around field-effect-transistor (Fe-VGAAFET) in memory cells with a 5 nm technology node and beyond. Fe-VGAAFET provides more space for the ferroelectric film compared to other designs and achieves multilayer vertical stacking for increased device density. The researchers developed ferroelectric vertical sandwich gate-all-around field-effect-transistors (Fe-VSAFETs) using a self-aligned high-kappa metal gate process, which demonstrated large memory windows, high program/erase speeds, and excellent retention properties. Additionally, vertical nanosheet devices and nanowire devices with specific dimensions were successfully fabricated with excellent device characteristics.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Physics, Applied

Impact of area scaling on the ferroelectric properties of back-end of line compatible Hf0.5Zr0.5O2 and Si:HfO2-based MFM capacitors

T. Francois et al.

Summary: The study investigated the scaling of planar HfO2-based ferroelectric capacitors under a limited thermal budget for crystallization, demonstrating that HZO and HSO-based metal/ferroelectric/metal capacitors integrated in 130nm CMOS technology are ferroelectric. The results show no degradation of remanent polarization or switching kinetics when the area of the ferroelectric capacitors is scaled down. Additionally, there is a significant improvement in field cycling endurance with area scaling, indicating potential for future BEOL demonstrations in advanced nodes with record endurance.

APPLIED PHYSICS LETTERS (2021)

Proceedings Paper Engineering, Electrical & Electronic

Current percolation path impacting switching behavior of ferroelectric FETs

Franz Mueller et al.

Summary: The study compares program and erase characteristics of different sizes of FeFETs, develops a simulation model to mimic the switching behavior of ferroelectric grains, and analyzes the impact of FET channel length and width on memory states. The results show that systematic scaling of channel dimensions can tune switching behavior from digital-like to analog-like.

2021 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA) (2021)

Article Physics, Applied

Reduced annealing temperature for ferroelectric HZO on InAs with enhanced polarization

Anton E. O. Persson et al.

APPLIED PHYSICS LETTERS (2020)

Article Engineering, Electrical & Electronic

Hf0.5Zr0.5O2-Based Ferroelectric Gate HEMTs With Large Threshold Voltage Tuning Range

Chunlei Wu et al.

IEEE ELECTRON DEVICE LETTERS (2020)

Article Engineering, Electrical & Electronic

Reconfigurable frequency multiplication with a ferroelectric transistor

Halid Mulaosmanovic et al.

NATURE ELECTRONICS (2020)

Article Engineering, Electrical & Electronic

The future of ferroelectric field-effect transistor technology

Asif Islam Khan et al.

NATURE ELECTRONICS (2020)

Article Physics, Applied

A method for estimating defects in ferroelectric thin film MOSCAPs

Anton E. O. Persson et al.

APPLIED PHYSICS LETTERS (2020)

Article Engineering, Electrical & Electronic

Low-frequency noise in nanowire and planar III-V MOSFETs

Markus Hellenbrand et al.

MICROELECTRONIC ENGINEERING (2019)

Article Engineering, Electrical & Electronic

Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs

Olli-Pekka Kilpi et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2019)

Article Engineering, Electrical & Electronic

Source/Drain Asymmetry in InGaAs Vertical Nanowire MOSFETs

Xin Zhao et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)

Article Engineering, Electrical & Electronic

InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors

Elvedin Memisevic et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)

Review Engineering, Electrical & Electronic

High frequency III-V nanowire MOSFETs

Erik Lind

SEMICONDUCTOR SCIENCE AND TECHNOLOGY (2016)

Article Chemistry, Multidisciplinary

Selective-Area Growth of InAs Nanowires on Ge and Vertical Transistor Application

Katsuhiro Tomioka et al.

NANO LETTERS (2015)

Article Materials Science, Multidisciplinary

III-V compound semiconductor transistors-from planar to nanowire structures

Heike Riel et al.

MRS BULLETIN (2014)

Article Engineering, Electrical & Electronic

Extrinsic and Intrinsic Performance of Vertical InAs Nanowire MOSFETs on Si Substrates

Karl-Magnus Persson et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2013)

Review Multidisciplinary Sciences

Nanometre-scale electronics with III-V compound semiconductors

Jesus A. del Alamo

NATURE (2011)