4.6 Article

Synapse and Tunable Leaky-Integrate Neuron Functions Enabled by Oxide Trapping Dynamics in a Single Logic Transistor

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

3D AND-Type Ferroelectric Transistors for Compute-in-Memory and the Variability Analysis

Gihun Choe et al.

Summary: This paper proposes a 3D AND architecture based on FeFETs for the VMM of compute-in-memory paradigm. The architecture allows multibit weight with controllable linearity and multibit input through parallel connection of cells. Furthermore, the impact of phase variation of the ferroelectric layer on inference accuracy is examined.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Engineering, Electrical & Electronic

The Impacts of Ferroelectric and Interfacial Layer Thicknesses on Ferroelectric FET Design

Nujhat Tasneem et al.

Summary: In this study, ferroelectric ZrO2-based p-type FEFETs were fabricated and the impact of ferroelectric and interfacial oxide layer thickness on device performance was investigated. The results showed that decreasing thickness reduces write voltages and memory window.

IEEE ELECTRON DEVICE LETTERS (2021)

Article Engineering, Electrical & Electronic

The future of ferroelectric field-effect transistor technology

Asif Islam Khan et al.

NATURE ELECTRONICS (2020)

Proceedings Paper Engineering, Electrical & Electronic

Monolithic 3D Integration of High Endurance Multi-Bit Ferroelectric FET for Accelerating Compute-In-Memory

S. Dutta et al.

2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) (2020)

Article Engineering, Electrical & Electronic

Impact of Channel Hot-Hole Stressing on Gate-Oxide Trap's Emission

Xin Ju et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Nanoscience & Nanotechnology

Control of Synaptic Plasticity Learning of Ferroelectric Tunnel Memristor by Nanoscale Interface Engineering

Rui Guo et al.

ACS APPLIED MATERIALS & INTERFACES (2018)

Article Engineering, Electrical & Electronic

An Artificial Neuron Based on a Threshold Switching Memristor

Xumeng Zhang et al.

IEEE ELECTRON DEVICE LETTERS (2018)

Article Multidisciplinary Sciences

Neuromorphic computing with multi-memristive synapses

Irem Boybat et al.

NATURE COMMUNICATIONS (2018)

Article Chemistry, Physical

Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing

Zhongrui Wang et al.

NATURE MATERIALS (2017)

Article Neurosciences

Neural Energy Supply-Consumption Properties Based on Hodgkin-Huxley Model

Yihong Wang et al.

NEURAL PLASTICITY (2017)

Article Engineering, Electrical & Electronic

A Charge-Trapping Model for the Fast Component of Positive Bias Temperature Instability (PBTI) in High-κ Gate-Stacks

Luca Vandelli et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2014)

Article Engineering, Electrical & Electronic

Evolution of oxide charge trapping under bias temperature stressing

D. S. Ang et al.

MICROELECTRONICS RELIABILITY (2014)

Article Engineering, Electrical & Electronic

RRAM Crossbar Array With Cell Selection Device: A Device and Circuit Interaction Study

Yexin Deng et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2013)

Article Engineering, Electrical & Electronic

Reassessing the Mechanisms of Negative-Bias Temperature Instability by Repetitive Stress/Relaxation Experiments

D. S. Ang et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2011)

Article Chemistry, Multidisciplinary

Nanoscale Memristor Device as Synapse in Neuromorphic Systems

Sung Hyun Jo et al.

NANO LETTERS (2010)