Journal
ACM COMPUTING SURVEYS
Volume 55, Issue 5, Pages -Publisher
ASSOC COMPUTING MACHINERY
DOI: 10.1145/3532989
Keywords
Digital design; Field Programmable Gate Array (FPGA); Hardware Description Languages (HDLs); High-Level Synthesis (HLS); Domain-Specific Languages (DSLs)
Categories
Ask authors/readers for more resources
This article surveys three leading digital design abstractions for FPGAs: HDLs, HLS tools, and DSLs, and provides a taxonomy and timeline for each abstraction trend.
Field Programmable Gate Arrays (FPGAs) are spatial architectures with a heterogeneous reconfigurable fabric. They are state-of-the-art for prototyping, telecommunications, embedded, and an emerging alternative for cloud-scale acceleration. However, FPGA adoption found limitations in their programmability and required knowledge. Therefore, researchers focused on FPGA abstractions and automation tools. Here, we survey three leading digital design abstractions: Hardware Description Languages (HDLs), High-Level Synthesis (HLS) tools, and Domain-Specific Languagess (DSLs). We review these abstraction solutions, provide a timeline, and propose a taxonomy for each abstraction trend: progranuning models for HDLs; Intellectual Property (IP)-based or System-based toolchains for HLS; application, architecture, and infrastructure domains for DSLs.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available