Related references
Note: Only part of the references are listed.Ten-Bit 0.909-MHz 8-Channel Dual-Mode Successive Approximation ADC for a BLDC Motor Drive
Chong-Cheng Huang et al.
ELECTRONICS (2021)
A 2.02-2.87-GHz-249-dB FoM 1.1-mW Digital PLL Exploiting Reference-Sampling Phase Detector
Jianglin Du et al.
IEEE SOLID-STATE CIRCUITS LETTERS (2020)
Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation
Orazio Aiello et al.
IEEE ACCESS (2020)
An 8-bit 10-GHz 21-mW Time-Interleaved SAR ADC With Grouped DAC Capacitors and Dual-Path Bootstrapped Switch
Eric Swindlehurst et al.
IEEE SOLID-STATE CIRCUITS LETTERS (2019)
A 4.06 mW 10-bit 150 MS/s SAR ADC With 1.5-bit/cycle Operation for Medical Imaging Applications
Sharma Sunny et al.
IEEE SENSORS JOURNAL (2018)
A 5-GHz Low-Power Low-Noise Integer-N Digital Subsampling PLL With SAR ADC PD
Maliang Liu et al.
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES (2018)
A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802.11ac Applications in 20 nm CMOS
Chun-Cheng Liu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2015)
A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure
Chun-Cheng Liu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2010)
An FPGA-Based Novel Digital PWM Control Scheme for BLDC Motor Drives
Anand Sathyan et al.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS (2009)
An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit
Shan Jiang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2008)
A 65-fJ/conversion-step 0.9-V 200-kS/s rail-to-rail 8-bit successive approximation ADC
Hao-Chiao Hong et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2007)
Share Paper
