Related references
Note: Only part of the references are listed.Effective Gain Analysis and Statistic Based Calibration for Ring Amplifier With Robustness to PVT Variation
Jingchao Lan et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2022)
Linearity Enhancement of VCO-Based Continuous-Time Delta-Sigma ADCs Using Digital Feedback Residue Quantization
Moo-Yeol Choi et al.
ELECTRONICS (2021)
An 8-bit 10-GHz 21-mW Time-Interleaved SAR ADC With Grouped DAC Capacitors and Dual-Path Bootstrapped Switch
Eric Swindlehurst et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2021)
A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-Ranging SAR ADC With On-Chip Background Skew Calibration
Dong-Jin Chang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2021)
A Pipelined Noise-Shaping SAR ADC Using Ring Amplifier
Juyong Lee et al.
ELECTRONICS (2021)
A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration
Mingqiang Guo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
First Order Statistic Based Fast Blind Calibration of Time Skews for Time-Interleaved ADCs
Maowei Yin et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2020)
A Power-Efficient Pipelined ADC with an Inherent Linear 1-Bit Flip-Around DAC
Peiyuan Wan et al.
ELECTRONICS (2020)
A 12-Bit 2.4 GS/s Four-Channel Pipelined ADC with a Novel On-Chip Timing Mismatch Calibration
Hanbo Jia et al.
ELECTRONICS (2020)
A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
Deeksha Verma et al.
ELECTRONICS (2020)
Design Approach for Ring Amplifiers
Joschua Conrad et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2020)
A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS
Athanasios T. Ramkaj et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation
Orazio Aiello et al.
IEEE ACCESS (2020)
A 14-Bit 500-MS/s Time-Interleaved ADC With Autocorrelation-Based Time Skew Calibration
Xiao Wang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2019)
A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers
Jorge Lagos et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A 12-b 1-GS/s 31.5-mW Time-Interleaved SAR ADC With Analog HPF-Assisted Skew Calibration and Randomly Sampling Reference ADC
Yuan Zhou et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A 10-mW 16-b 15-MS/s Two-Step SAR ADC With 95-dB DR Using Dual-Deadzone Ring Amplifier
Ahmed ElShater et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A 3GSps 12-bit Four-Channel Time-Interleaved Pipelined ADC in 40 nm CMOS Process
Jianwen Li et al.
ELECTRONICS (2019)
A 10-bit 2.6-GS/s Time-Interleaved SAR ADC With a Digital-Mixing Timing-Skew Calibration Technique
Chin-Yu Lin et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A Systematic Design Methodology for Class-AB-Style Ring Amplifiers
Karim M. Megawer et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2018)
A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS
Massimo Brandolini et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2015)
Frequency Response Mismatches in 4-channel Time-Interleaved ADCs: Analysis, Blind Identification, and Correction
Simran Singh et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2015)
A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration
Ahmed M. A. Ali et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2014)
An 8 Bit 4 GS/s 120 mW CMOS ADC
Hegong Wei et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2014)
Design Considerations for Interleaved ADCs
Behzad Razavi
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2013)
A mixed sample-time error calibration technique in time-interleaved ADCs
Bei Yu et al.
IEICE ELECTRONICS EXPRESS (2013)
A 40-mW 7-bit 2.2-GS/s Time-Interleaved Subranging CMOS ADC for Low-Power Gigabit Wireless Communications
I-Ning Ku et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)
Ring Amplifiers for Switched Capacitor Circuits
Benjamin Hershberg et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)
A 12-Bit 3 GS/s Pipeline ADC With 0.4 mm2 and 500 mW in 40 nm Digital CMOS
Chun-Ying Chen et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)
A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS
Kostas Doris et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2011)
Share Paper
