Journal
ELECTRONICS
Volume 10, Issue 24, Pages -Publisher
MDPI
DOI: 10.3390/electronics10243173
Keywords
analog-to-digital converter (ADC); ring amplifier; time-interleaved ADC; digital background calibration
Categories
Funding
- National Natural Science Foundation of China [62074038]
Ask authors/readers for more resources
This paper presents a 2.5-GS/s 12-bit four-way time-interleaved pipelined-SAR ADC in 28-nm CMOS, utilizing a bias-enhanced ring amplifier, high linearity front-end design, and calibration techniques to achieve competitive performance at 250 MHz input frequency. The prototype ADC achieves a low-frequency SNDR/SFDR of 51.0/68.0 dB, with a FoM(w) of 0.48 pJ/conv.-step.
A 2.5-GS/s 12-bit four-way time-interleaved pipelined-SAR ADC is presented in 28-nm CMOS. A bias-enhanced ring amplifier is utilized as the residue amplifier to achieve high bandwidth and excellent power efficiency compared with a traditional operational amplifier. A high linearity front-end is proposed to alleviate the non-linearity of the diode for ESD protection in the input PAD. The embedded input buffer can suppress the kickback noise at high input frequencies. A blind background calibration based on digital-mixing is used to correct the mismatches between channels. Additionally, an optional neural network calibration is also provided. The prototype ADC achieves a low-frequency SNDR/SFDR of 51.0/68.0 dB, translating a competitive FoM(w) of 0.48 pJ/conv.-step at 250 MHz input running at 2.5 GS/s.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available