4.7 Article

Current Rectification and Photo-Responsive Current Achieved through Interfacial Facet Control of Cu2O-Si Wafer Heterojunctions

Journal

ACS CENTRAL SCIENCE
Volume 7, Issue 11, Pages 1929-1937

Publisher

AMER CHEMICAL SOC
DOI: 10.1021/acscentsci.1c01067

Keywords

-

Funding

  1. Ministry of Science and Technology, Taiwan [MOST 107-2113-M-007-013-MY3, 107-3017-F-007-002]
  2. Ministry of Education of Taiwan

Ask authors/readers for more resources

In this study, conductivity measurements were performed on Cu2O and Si materials with different crystal faces using C-AFM. It was found that selecting appropriate contacting faces can induce current rectification effects, which can be applied in the production of photosensitive materials and field-effect transistors.
Conductive atomic force microscopy (C-AFM) was employed to perform conductivity measurements on a facet specific Cu2O cube, octahedron, and rhombic dodecahedron and intrinsic Si {100}, {111}, and {110} wafers. Similar I-V curves to those recorded previously using a nanomanipulator were obtained with the exception of high conductivity for the Si {110} wafer. Next, I-V curves of different Cu2O-Si heterostructures were evaluated. Among the nine possible arrangements, Cu2O octahedron/Si {100} wafer and Cu2O octahedron/Si {110} wafer combinations show good current rectification behaviors. Under white light illumination, Cu2O cube/Si {110} wafer and Cu2O rhombic dodecahedron/Si {111} wafer combinations exhibit the largest degrees of photocurrent, so such interfacial plane-controlled semiconductor heterojunctions with light sensitivity can be applied to make photodetectors. Adjusted band diagrams are presented highlighting different interfacial band bending situations to facilitate or inhibit current flow for different Cu2O-Si junctions. More importantly, the observation of clear current-rectifying effects produced at the semiconductor heterojunctions with properly selected contacting faces or planes implies that novel field-effect transistors (FETs) can be fabricated using this design strategy, which should integrate well with current chip manufacturing processes.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.7
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available