Related references
Note: Only part of the references are listed.Improved DC Performances of Gate-all-around Si-Nanotube Tunnel FETs Using Gate-Source Overlap
Avtar Singh et al.
SILICON (2022)
Ge-Source Based L-Shaped Tunnel Field Effect Transistor for Low Power Switching Application
Sweta Chander et al.
SILICON (2022)
Improvement of Electrical Characteristics of SiGe Source Based Tunnel FET Device
Irfan Ahmad Pindoo et al.
SILICON (2021)
A simulation-based analysis of effect of interface trap charges on dc and analog/HF performances of dielectric pocket SOI-Tunnel FET
Chandan K. Pandey et al.
MICROELECTRONICS RELIABILITY (2021)
Extended-Source Double-Gate Tunnel FET With Improved DC and Analog/RF Performance
Tripuresh Joshi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Optimization of Si-doped HfO2 ferroelectric material-based negative capacitance junctionless TFET: Impact of temperature on RF/linearity performance
Shradhya Singh et al.
INTERNATIONAL JOURNAL OF MODERN PHYSICS B (2020)
TFET on Selective Buried Oxide (SELBOX) Substrate with Improved ION/IOFF Ratio and Reduced Ambipolar Current
Dhruvajyoti Barah et al.
SILICON (2019)
Two-dimensional analytical modeling for electrical characteristics of Ge/Si SOI-tunnel FinFETs
S. Chander et al.
SUPERLATTICES AND MICROSTRUCTURES (2019)
A Novel Negative Capacitance Tunnel FET With Improved Subthreshold Swing and Nearly Non-Hysteresis Through Hybrid Modulation
Yang Zhao et al.
IEEE ELECTRON DEVICE LETTERS (2019)
A Comparative Study on Scaling Capabilities of Si and SiGe Nanoscale Double Gate Tunneling FETs
Toufik Bentrcia et al.
Silicon (2019)
A New Design Approach of Dopingless Tunnel FET for Enhancement of Device Characteristics
Bhagwan Ram Raad et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)
Insights Into Tunnel FET-Based Charge Pumps and Rectifiers for Energy Harvesting Applications
David Cavalheiro et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
TFET-Based Power Management Circuit for RF Energy Harvesting
David Cavalheiro et al.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2017)
A Compact 2-D Analytical Model for Electrical Characteristics of Double-Gate Tunnel Field-Effect Transistors With a SiO2/High-k Stacked Gate-Oxide Structure
Sanjay Kumar et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2016)
Tunnel FET technology: A reliability perspective
Suman Datta et al.
MICROELECTRONICS RELIABILITY (2014)
Thermal model of MOSFET with SELBOX structure
M. R. Narayanan et al.
JOURNAL OF COMPUTATIONAL ELECTRONICS (2013)
TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model
Arnab Biswas et al.
MICROELECTRONIC ENGINEERING (2012)
Tunnel field-effect transistors as energy-efficient electronic switches
Adrian M. Ionescu et al.
NATURE (2011)
Low-Voltage Tunnel Transistors for Beyond CMOS Logic
Alan C. Seabaugh et al.
PROCEEDINGS OF THE IEEE (2010)
Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec
Woo Young Choi et al.
IEEE ELECTRON DEVICE LETTERS (2007)
Double-gate tunnel FET with high-κ gate dielectric
Kathy Boucart et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
Atomic layer deposition of insulating nitride interfacial layers for germanium metal oxide semiconductor field effect transistors with high-κ oxide/tungsten nitride gate stacks
Kyoung H. Kim et al.
APPLIED PHYSICS LETTERS (2007)
High performance silicon nanowire field effect transistors
Y Cui et al.
NANO LETTERS (2003)
Share Paper
