4.6 Article

Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs

Journal

SENSORS
Volume 21, Issue 24, Pages -

Publisher

MDPI
DOI: 10.3390/s21248203

Keywords

approximate adder; low-power; approximate computing; CNFET; PDP

Funding

  1. Department of Engineering, La Trobe University, Melbourne, Australia

Ask authors/readers for more resources

In this study, 10T and 13T approximate adder designs using CNFET technology were proposed, showcasing excellent performance in terms of energy efficiency and accuracy compared to existing circuit designs.
Adders are constituted as the fundamental blocks of arithmetic circuits and are considered important for computation devices. Approximate computing has become a popular and developing area, promising to provide energy-efficient circuits with low power and high performance. In this paper, 10T approximate adder (AA) and 13T approximate adder (AA) designs using carbon nanotube field-effect transistor (CNFET) technology are presented. The simulation for the proposed 10T approximate adder and 13T approximate adder designs were carried out using the HSPICE tool with 32 nm CNFET technology. The metrics, such as average power, power-delay product (PDP), energy delay product (EDP) and propagation delay, were carried out through the HSPICE tool and compared to the existing circuit designs. The supply voltage V-dd provided for the proposed circuit designs was 0.9 V. The results indicated that among the existing full adders and approximate adders found in the review of adders, the proposed circuits consumed less PDP and minimum power with more accuracy.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available