Related references
Note: Only part of the references are listed.Magnetoresistive Random Access Memory: Present and Future
Sumio Ikegawa et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
Fast cacheline-based data replacement for hybrid DRAM and STT-MRAM main memory
Chenji Liu et al.
IEICE ELECTRONICS EXPRESS (2020)
STT-MRAM for Real-Time Embedded Systems: Performance and WCET Implications
Kazi Asifuzzaman et al.
MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (2019)
Demonstration of a Reliable 1 Gb Standalone Spin-Transfer Torque MRAM For Industrial Applications
S. Aggarwal et al.
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) (2019)
CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories
Rajeev Balasubramonian et al.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2017)
Enabling a Reliable STT-MRAM Main Memory Simulation
Kazi Asifuzzaman et al.
MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (2017)
Performance Impact of a Slower Main Memory: A case study of STT-MRAM in HPC
Kazi Asifuzzaman et al.
MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (2016)
A Fully Functional 64 Mb DDR3 ST-MRAM Built on 90 nm CMOS Technology
N. D. Rizzo et al.
IEEE TRANSACTIONS ON MAGNETICS (2013)
Share Paper
