4.6 Article

Investigation and Modeling of Z-Interference in Poly-Si Channel-Based 3-D NAND Flash Memories

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

3-D NAND Technology Achievements and Future Scaling Perspectives

Akira Goda

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

A Compact Model for ISPP of 3-D Charge-Trap NAND Flash Memories

Minsoo Kim et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Proceedings Paper Engineering, Electrical & Electronic

Extraction of Mobility in 3-D NAND Flash Memory with Poly-Si based Macaroni Structure

Hyungjun Jo et al.

2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020) (2020)

Article Engineering, Electrical & Electronic

Models of Threshold Voltage and Subthreshold Slope for Macaroni Channel MOSFET

Quan Nguyen-Gia et al.

IEEE ELECTRON DEVICE LETTERS (2020)

Article Computer Science, Information Systems

Modeling of program Vth distribution for 3-D TLC NAND flash memory

Kunliang Wang et al.

SCIENCE CHINA-INFORMATION SCIENCES (2019)

Article Engineering, Electrical & Electronic

QLC NAND study and enhanced Gray coding methods for sixteen-level-based program algorithms

Shijun Liu et al.

MICROELECTRONICS JOURNAL (2017)

Article Engineering, Electrical & Electronic

Z-Interference and Z-Disturbance in Vertical Gate-Type 3-D NAND

Teng-Hao (Elton) Yeh et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2016)

Article Engineering, Electrical & Electronic

An Explicit Analytical Solution to the Grain Boundary Barrier Height in Undoped Polycrystalline Semiconductor Thin-Film Transistors

Mingxiang Wang et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2014)

Article Engineering, Electrical & Electronic

Three-Dimensional NAND Flash Memory Based on Single-Crystalline Channel Stacked Array

Yoon Kim et al.

IEEE ELECTRON DEVICE LETTERS (2013)

Article Engineering, Electrical & Electronic

An Accurate Compact Model Considering Direct-Channel Interference of Adjacent Cells in Sub-30-nm NAND Flash Technologies

Myounggon Kang et al.

IEEE ELECTRON DEVICE LETTERS (2012)

Article Engineering, Electrical & Electronic

A Comprehensive Understanding of the Erase of TANOS Memories Through Charge Separation Experiments and Simulations

Andrea Padovani et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2011)

Article Engineering, Electrical & Electronic

Direct Field Effect of Neighboring Cell Transistor on Cell-to-Cell Interference of NAND Flash Cell Arrays

Mincheol Park et al.

IEEE ELECTRON DEVICE LETTERS (2009)

Proceedings Paper Computer Science, Hardware & Architecture

BiCS Flash as a Future 3D Non-volatile Memory Technology for Ultra High Density Storage Devices

Hideaki Aochi

2009 IEEE INTERNATIONAL MEMORY WORKSHOP (2009)

Article Engineering, Electrical & Electronic

Modeling of V-th shift in NAND flash-memory cell device considering crosstalk and short-channel effects

Sang-Goo Jung et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2008)

Article Engineering, Electrical & Electronic

Effects of floating-gate interference on NAND flash memory cell operation

JD Lee et al.

IEEE ELECTRON DEVICE LETTERS (2002)