Related references
Note: Only part of the references are listed.Low-Power All-Digital Multiphase DLL Design Using a Scalable Phase-to-Digital Converter
Nico Angeli et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2020)
A DLL-Based Quadrature Clock Generator With a 3-Stage Quad Delay Unit Using the Sub-Range Phase Interpolator for Low-Jitter and High-Phase Accuracy DRAM Applications
Youngbog Yoon et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2020)
Fast locking, startup-circuit free, low area, 32-phase analog DLL
Sabir Ali Mondal et al.
INTEGRATION-THE VLSI JOURNAL (2019)
A wide range delay locked loop for low power and low jitter applications
Motahhareh Estebsari et al.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS (2018)
1.5-3.3 GHz, 0.0077 mm2, 7 mW All-Digital Delay-Locked Loop With Dead-Zone Free Phase Detector in 0.13 μm CMOS
Erkan Bayram et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2018)
Low-jitter DLL applied for two-segment TDC
Jin Wu et al.
IET CIRCUITS DEVICES & SYSTEMS (2018)
A Novel Charge Pump with Low Current for Low-Power Delay-Locked Loops
Motahhareh Estebsari et al.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING (2017)
A 6.7 MHz to 1.24 GHz 0.0318 mm2 Fast-Locking All-Digital DLL Using Phase-Tracing Delay Unit in 90 nm CMOS
Min-Han Hsieh et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2016)
A Delay Locked Loop With a Feedback Edge Combiner of Duty-Cycle Corrector With a 20%-80% Input Duty Cycle for SDRAMs
Ji-Hoon Lim et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2016)
A Wide-Range, Low-Power, All-Digital Delay-Locked Loop With Cyclic Half-Delay-Line Architecture
Jinn-Shyan Wang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2015)
A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter
Dandan Zhang et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2015)
A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor
Sewook Hwang et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2013)
A 0.7-2-GHz self-calibrated multiphase delay-locked loop
HH Chang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2006)
A low-noise fast-lock phase-locked loop with adaptive bandwidth control
J Lee et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2000)
Share Paper
