Design Flow for Hybrid CMOS/Memristor Systems-Part I: Modeling and Verification Steps

Memristive technology has experienced explosive growth in the last decade, with multiple device structures being developed for a wide range of applications. However, transitioning the technology from the lab into the marketplace requires the development of an accessible and user-friendly design flow, supported by an industry-grade toolchain. In this work, we demonstrate the behaviour of our in-house fabricated custom memristor model and its integration into the Cadence Electronic Design Automation (EDA) tools for verification. Various input stimuli were given to record the memristive device characteristics both at the device level as well as the schematic level for verification of the memristor model. This design flow from device to industrial level EDA tools is the first step before the model can be used and integrated with Complementary Metal-Oxide Semiconductor (CMOS) in applications for hybrid memristor/CMOS system design.

Automated summary

Memristive technology has seen explosive growth in the past decade, but transitioning it from the lab to the marketplace requires the development of an accessible and user-friendly design flow, supported by an industry-grade toolchain. This study demonstrates the behavior of a custom memristor model fabricated in-house, integrated with Cadence Electronic Design Automation tools for verification.