☆ 4.7 Article

Analysis of RC Time-Constant Variations in Continuous-Time Pipelined ADCs

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2022)

Related references

Note: Only part of the references are listed.

Article Engineering, Electrical & Electronic

Continuous-Time Pipelined Analog-to-Digital Converters: A Mini-Tutorial

Shanthi Pavan et al.

Summary: The CTP ADC integrates anti-alias filtering and quantization, with resistive input impedance making it easy to drive and relaxed requirements on amplifiers. It aims to address the challenges of discrete-time pipelined ADCs.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2021)

Add to Collection

Article Computer Science, Hardware & Architecture

A 65-nm CMOS Continuous-Time Pipeline ADC Achieving 70-dB SNDR in 100-MHz Bandwidth

Saravana Manivannan et al.

Summary: This article describes the design principles and circuit details of a three-stage continuous-time pipeline (CTP) ADC achieving 70-dB SNDR in a 100-MHz bandwidth while sampling at 800 MHz with 65-nm CMOS technology. The ADC incorporates an inherent anti-alias filter with 60-dB rejection in the first Nyquist band and achieves Schreier and Walden FoMs of 165.4 dB and 56.1 fJ/level, respectively.

IEEE SOLID-STATE CIRCUITS LETTERS (2021)

Add to Collection

Article Engineering, Electrical & Electronic