Related references
Note: Only part of the references are listed.Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS
Aibin Yan et al.
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2021)
Radiation Hardened Latch Designs for Double and Triple Node Upsets
Adam Watkins et al.
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING (2020)
Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments
Aibin Yan et al.
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS (2020)
Transition Detector-Based Radiation-Hardened Latch for Both Single- and Multiple-Node Upsets
Saki Tajima et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2020)
Design of a High-Performance Low-Cost Radiation-Hardened Phase-Locked Loop for Space Application
Zhuojun Chen et al.
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS (2020)
Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
Jianwei Jiang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application
Chunyu Peng et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2019)
High robust and cost effective double node upset tolerant latch design for nanoscale CMOS technology
Hongchen Li et al.
MICROELECTRONICS RELIABILITY (2019)
Single Event Transient Propagation Probabilities Analysis for Nanometer CMOS Circuits
Shuo Cai et al.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS (2019)
Multiple Node Upset-Tolerant Latch Design
Xin Liu
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2019)
A single event upset tolerant latch with parallel nodes
Changyong Liu et al.
IEICE ELECTRONICS EXPRESS (2019)
Process Dependence of Soft Errors Induced by Alpha Particles, Heavy Ions, and High Energy Neutrons on Flip Flops in FDSOI
Mitsunori Ebara et al.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2019)
Design and Evaluation of DNU-Tolerant Registers for Resilient Architectural State Storage
Faris S. Alghareb et al.
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI (2019)
Multiple-Cell Lpsets Induced by Single High-Energy Electrons
Matthew J. Gadlage et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2018)
A novel self-recoverable and triple nodes upset resilience DICE latch
Dianpeng Lin et al.
IEICE ELECTRONICS EXPRESS (2018)
A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience
Y. -Q. Li et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2017)
Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design
Nandakishor Yadav et al.
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING (2017)
Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology
Aibin Yan et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
Variations in Nanometer CMOS Flip-Flops: Part I-Impact of Process Variations on Timing
Massimo Alioto et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2015)
A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology
Aibin Yan et al.
IEICE TRANSACTIONS ON ELECTRONICS (2015)
Double Node Upsets Hardened Latch Circuits
Yuanqing Li et al.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS (2015)
A High Performance SEU Tolerant Latch
Zhengfeng Huang et al.
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS (2015)
A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology
Aibin Yan et al.
IEICE TRANSACTIONS ON ELECTRONICS (2015)
A Low-Power and Area-Efficient Radiation-Hard Redundant Flip-Flop, DICE ACFF, in a 65 nm Thin-BOX FD-SOI
K. Kobayashi et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2014)
Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction
Jeffrey D. Black et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2013)
Low cost soft error hardened latch designs for nano-scale CMOS technology in presence of process variation
Ramin Rajaei et al.
MICROELECTRONICS RELIABILITY (2013)
Low-Power Soft Error Hardened Latch
Hossein Karimiyan Alidash et al.
JOURNAL OF LOW POWER ELECTRONICS (2010)
Latch susceptibility to transient faults and new hardening approach
Martin Omana et al.
IEEE TRANSACTIONS ON COMPUTERS (2007)
Share Paper
