Related references
Note: Only part of the references are listed.A 13.8-ENOB 0.4pF-CIN 3rd-Order Noise-Shaping SAR in a Single-Amplifier EF-CIFF Structure with Fully Dynamic Hardware-Reusing kT/C Noise Cancelation
Tzu-Han Wang et al.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) (2021)
An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier
Xiyuan Tang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 13-bit 0.005-mm2 40-MS/s SAR ADC With kT/C Noise Cancellation
Jiaxin Liu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A 13.5-ENOB, 107-μW Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier
Xiyuan Tang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension
Lu Jie et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2020)
A SAR ADC with Reduced kT/C Noise by Decoupling Noise PSD and BW
Zhelu Li et al.
2020 IEEE SYMPOSIUM ON VLSI CIRCUITS (2020)
A Second-Order Noise-Shaping SAR ADC With Passive Integrator and Tri-Level Voting
Haoyu Zhuang et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A Two-Step ADC With a Continuous-Time SAR-Based First Stage
Linxiao Shen et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2019)
A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error-Feedback Structure
Shaolan Li et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
A 15.2-ENOB 5-kHz BW 4.5-μW Chopped CT ΔΣ-ADC for Artifact-Tolerant Neural Recording Front Ends
Hariprasad Chandrakumar et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2018)
An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS
Yun-Shiang Shu et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2016)
Sampling Circuits That Break the kT/C Thermal Noise Limit
Ron Kapusta et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2014)
A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC
Jeffrey A. Fredenburg et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2012)
An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and-98 dB THD
Kyehyung Lee et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
A 12-bit, 10-MHz bandwidth, continuous-time ΣΔ ADC with a 5-bit, 950-MS/s VCO-based quantizer
Matthew Z. Straayer et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2008)
Share Paper
