4.6 Article

All Inorganic Spin-Coated Nanoparticle-Based Capacitive Memory Devices

Journal

IEEE ELECTRON DEVICE LETTERS
Volume 37, Issue 4, Pages 396-399

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2016.2527689

Keywords

Aluminum oxide phosphate (ALPO); cadmium telluride nanoparticle (CdTe-NP); floating gate memory; metal oxide nanoparticle oxide semiconductor devices (m-MONOS); high speed capacitance-voltage (HSCV)

Funding

  1. Center for Nano Science and Engineering, Indian Institute of Science, Bengaluru, India

Ask authors/readers for more resources

We demonstrate all inorganic, robust, cost-effective, spin-coated, two-terminal capacitive memory metal-oxide nanoparticle-oxide-semiconductor devices with cadmium telluride nanoparticles sandwiched between aluminum oxide phosphate layers to form the dielectric memory stack. Using a novel high-speed circuit to decouple reading and writing, experimentally measured memory windows, programming voltages, retention times, and endurance are comparable with or better than the two-terminal memory devices realized using other fabrication techniques.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available