Related references
Note: Only part of the references are listed.Three-Input Gates for Logic Synthesis
Dewmini Sudara Marakkalage et al.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2021)
Optimizing FPGA Logic Block Architectures for Arithmetic
Kevin E. Murray et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)
C(2)TIG: Dynamic (CMOS)-M-2 Design Based on Three-Independent-Gate Field-Effect Transistors
Daniel Vana et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2020)
Devices and Circuits Using Novel 2-D Materials: A Perspective for Future VLSI Systems
Giovanni V. Resta et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2019)
A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors
Ganesh Gore et al.
2019 IFIP/IEEE 27TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) (2019)
Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications
Eleonora Testa et al.
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2019)
A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors
Hassan Ghasemzadeh Mohammadi et al.
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS (2017)
Computationally Efficient Multiple-Independent-Gate Device Model
Aleandro Antidormi et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2016)
Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs
Jian Zhang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2014)
Logic Minimization Techniques with Applications to Cryptology
Joan Boyar et al.
JOURNAL OF CRYPTOLOGY (2013)
Fast Ripple-Carry Adders in Standard-Cell CMOS VLSI
Neil Burgess
2011 20TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH-20) (2011)
High-speed parallel-prefix VLSI ling adders
G Dimitrakopoulos et al.
IEEE TRANSACTIONS ON COMPUTERS (2005)
A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS
SK Mathew et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2005)
Carry checking/parity prediction adders and ALUs
M Nicolaidis
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2003)
Share Paper
