Related references
Note: Only part of the references are listed.A Comprehensive Investigation of Vertically Stacked Silicon Nanosheet Field Effect Transistors: an Analog/RF Perspective
Shubham Tayal et al.
SILICON (2022)
Nanosheet field effect transistors-A next generation device to keep Moore's law alive: An intensive study
J. Ajayan et al.
MICROELECTRONICS JOURNAL (2021)
A Universal Analytical Potential Model for Double-Gate Heterostructure Tunnel FETs
Saeed Mohammadi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)
Physical and analytical modeling of drain current of double-gate heterostructure tunnel FETs
D. Keighobadi et al.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY (2019)
An Analytical Model for Double-Gate Tunnel FETs Considering the Junctions Depletion Regions and the Channel Mobile Charge Carriers
Saeed Mohammadi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)
Investigation of 6T SRAM memory circuit using high-k dielectrics based nano scale junctionless transistor
J. Charles Pravin et al.
SUPERLATTICES AND MICROSTRUCTURES (2017)
2-D Threshold Voltage Model for the Double-Gate p-n-p-n TFET With Localized Charges
Dawit Burusie Abdi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2016)
Keldysh parameter, photoionization adiabaticity, and the tunneling time
A. M. Zheltikov
PHYSICAL REVIEW A (2016)
An Accurate Compact Analytical Model for the Drain Current of a TFET From Subthreshold to Strong Inversion
Rajat Vishnoi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2015)
Dopingless PNPN tunnel FET with improved performance: Design and analysis
Mamidala Saketh Ram et al.
SUPERLATTICES AND MICROSTRUCTURES (2015)
A Novel Barrier Controlled Tunnel FET
Hao Wang et al.
IEEE ELECTRON DEVICE LETTERS (2014)
In-Built N+ Pocket p-n-p-n Tunnel Field-Effect Transistor
Dawit Burusie Abdi et al.
IEEE ELECTRON DEVICE LETTERS (2014)
Compact Analytical Model of Dual Material Gate Tunneling Field-Effect Transistor Using Interband Tunneling and Channel Transport
Rajat Vishnoi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2014)
Tunnel FET technology: A reliability perspective
Suman Datta et al.
MICROELECTRONICS RELIABILITY (2014)
An Analytical Charge Model for Double-Gate Tunnel FETs
Lining Zhang et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2012)
DC Compact Model for SOI Tunnel Field-Effect Transistors
Bharat Bhushan et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2012)
Scaling Length Theory of Double-Gate Interband Tunnel Field-Effect Transistors
Lu Liu et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2012)
A Tunnel FET for VDD Scaling Below 0.6 V With a CMOS-Comparable Performance
Ram Asra et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2011)
A tunneling field effect transistor model combining interband tunneling with channel transport
J. Wan et al.
JOURNAL OF APPLIED PHYSICS (2011)
Drain voltage dependent analytical model of tunnel field-effect transistors
Anne S. Verhulst et al.
JOURNAL OF APPLIED PHYSICS (2011)
Tunnel field-effect transistors as energy-efficient electronic switches
Adrian M. Ionescu et al.
NATURE (2011)
Analytical model of single-gate silicon-on-insulator (SOI) tunneling field-effect transistors (TFETs)
Min Jin Lee et al.
SOLID-STATE ELECTRONICS (2011)
A new robust non-local algorithm for band-to-band tunneling simulation and its application to Tunnel-FET
Chen Shen et al.
SOLID-STATE ELECTRONICS (2011)
Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor
Anne S. Verhulst et al.
JOURNAL OF APPLIED PHYSICS (2010)
Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs
MJ Kumar et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2004)
Share Paper
