4.6 Letter

Design of a high-performance 12T SRAM cell for single event upset tolerance

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Double Node Upset Tolerant RHBD15T SRAM Cell Design for Space Applications

C. H. Raghuram et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2020)

Article Engineering, Electrical & Electronic

A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets

Chunhua Qi et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2016)

Article Engineering, Electrical & Electronic

Simulation Study of the Layout Technique for P-hit Single-Event Transient Mitigation via the Source Isolation

Jianjun Chen et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2012)