Related references
Note: Only part of the references are listed.SRAM With Buried Power Distribution to Improve Write Margin and Performance in Advanced Technology Nodes
Shairfe M. Salahuddin et al.
IEEE ELECTRON DEVICE LETTERS (2019)
Gate-Cut-Last in RMG to Enable Gate Extension Scaling and Parasitic Capacitance Reduction
Andrew Koichi Greene et al.
2019 SYMPOSIUM ON VLSI TECHNOLOGY (2019)
A 10 nm FinFET 128 Mb SRAM With Assist Adjustment System for Power, Performance, and Area Optimization
Taejoong Song et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2017)
Device Exploration of NanoSheet Transistors for Sub-7-nm Technology Node
Doyoung Jang et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)
Share Paper
