Related references
Note: Only part of the references are listed.Energy-Efficient Ternary Arithmetic Logic Unit Design in CNTFET Technology
Trapti Sharma et al.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING (2020)
Using D flip-flop with reset terminal to design PFD in QCA nanotechnology
Reza Binaei et al.
INTERNATIONAL JOURNAL OF ELECTRONICS (2020)
A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
Arezoo Dabaghi Zarandi et al.
IEEE ACCESS (2020)
Power efficient synchronous counter design
Raghava Katreepalli et al.
COMPUTERS & ELECTRICAL ENGINEERING (2019)
Novel ternary D-Flip-Flap-Flop and counter based on successor and predecessor in nanotechnology
Katayoun Rahbari et al.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS (2019)
A New Method for Design of CNFET-Based Quaternary Circuits
Akbar Doostaregan et al.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING (2019)
A new low power multiplexer based ternary multiplier using CNTFETs
Erfan Shahrom et al.
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS (2018)
Understanding Energy Efficiency Benefits of Carbon Nanotube Field-Effect Transistors for Digital VLSI
Gage Hills et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2018)
High-Performance Ternary Adder Using CNTFET
Subhendu Kumar Sahoo et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2017)
Carbon nanotube FET-based low-delay and low-power multi-digit adder designs
B. Srinivasu et al.
IET CIRCUITS DEVICES & SYSTEMS (2017)
Method for designing ternary adder cells based on CNFETs
Sepehr Tabrizchi et al.
IET CIRCUITS DEVICES & SYSTEMS (2017)
Carbon Nanotube Field Effect Transistor Switching Logic for Designing Efficient Ternary Arithmetic Circuits
Narges Hajizadeh Bastani et al.
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS (2017)
Low-Complexity Multiternary Digit Multiplier Design in CNTFET Technology
B. Srinivasu et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2016)
A Survey and Tutorial on Contemporary Aspects of Multiple-Valued Logic and Its Application to Microelectronic Circuits
Vincent Gaudet
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2016)
Toward High-Performance Digital Logic Technology with Carbon Nanotubes
George S. Tulevski et al.
ACS NANO (2014)
A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits
Mohammad Hossein Moaiyeri et al.
IET COMPUTERS AND DIGITAL TECHNIQUES (2013)
Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique
Yin-Tsung Hwang et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2012)
CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
Sheng Lin et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2011)
Design of energy-efficient and robust ternary circuits for nanotechnology
M. H. Moaiyeri et al.
IET CIRCUITS DEVICES & SYSTEMS (2011)
Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics
Yong-Bin Kim
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS (2010)
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region
Jie Deng et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking
Jie Deng et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2007)
The ternary calculating machine of Thomas Fowler
M Glusker et al.
IEEE ANNALS OF THE HISTORY OF COMPUTING (2005)
Share Paper
