4.2 Article

A Runtime Reconfigurable Design of Compute-in-Memory-Based Hardware Accelerator for Deep Learning Inference

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Model Compression and Hardware Acceleration for Neural Networks: A Comprehensive Survey

Lei Deng et al.

PROCEEDINGS OF THE IEEE (2020)

Article Computer Science, Hardware & Architecture

PANTHER: A Programmable Architecture for Neural Network Training Harnessing Energy-Efficient ReRAM

Aayush Ankit et al.

IEEE TRANSACTIONS ON COMPUTERS (2020)

Article Computer Science, Hardware & Architecture

Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint

Anni Lu et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2020)

Article Computer Science, Hardware & Architecture

FerroElectronics for Edge Intelligence

Ali Keshavarzi et al.

IEEE MICRO (2020)

Proceedings Paper Engineering, Electrical & Electronic

15.3 A 351TOPS/W and 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications

Qing Dong et al.

2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC) (2020)

Proceedings Paper Engineering, Electrical & Electronic

15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices

Cheng-Xin Xue et al.

2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC) (2020)

Proceedings Paper Computer Science, Hardware & Architecture

CASCADE: Connecting RRAMs to Extend Analog Dataflow In An End-To-End In-Memory Processing Paradigm

Teyuh Chou et al.

MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (2019)

Article Computer Science, Hardware & Architecture

Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array

Javier Olivito et al.

IET COMPUTERS AND DIGITAL TECHNIQUES (2018)

Proceedings Paper Computer Science, Hardware & Architecture

PROMISE: An End-to-End Design of a Programmable Mixed-Signal Accelerator for Machine-Learning Algorithms

Prakalp Srivastava et al.

2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA) (2018)

Article Neurosciences

Training Deep Convolutional Neural Networks with Resistive Cross-Point Devices

Tayfun Gokmen et al.

FRONTIERS IN NEUROSCIENCE (2017)

Proceedings Paper Computer Science, Artificial Intelligence

Densely Connected Convolutional Networks

Gao Huang et al.

30TH IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION (CVPR 2017) (2017)

Article Engineering, Electrical & Electronic

Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element

Geoffrey W. Burr et al.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2015)