Journal
MICROELECTRONICS JOURNAL
Volume 114, Issue -, Pages -Publisher
ELSEVIER SCI LTD
DOI: 10.1016/j.mejo.2021.105113
Keywords
Successive approximation register(SAR); Analog-to-digital converter(ADC); Capacitor digital-to-analog convertor (CDAC); Linearity calibration; Digital background calibration; Back-propagation algorithm; Neural network
Funding
- NSFC-Zhejiang Joint Fund for the Integration of Industrialization and Information [U1709221]
- National Natural Science Foundation of China [61574125]
Ask authors/readers for more resources
This paper proposes a new digital background calibration scheme for non-linearity of high-resolution SAR ADC, which improves the performance of ADC by training the real weight of more significant bits and implementing calibration table in the digital domain, suitable for some detection applications in specific circumstances.
A new digital background calibration scheme for non-linearity of successive approximation register (SAR) analogto-digital convertor (ADC) is presented. Since non-linearity of high resolution SAR ADC is mainly caused by the difference between the real and ideal weights of capacitor digital-to-analog convertor (CDAC) with respect to the normalized-full-scale, calibration of weights of more significant bits is necessary when the resolution of SAR ADC comes to more than 12 bits. By using back-propagation algorithm to train the normalized real weight of more significant bits (MSBs) in neural network without any change in SAR ADC circuit design, the calibration table for each bit is implemented and updated in the digital domain without interrupting normal ADC process, which is used to correct the raw SAR code in the background to improve the performance of ADC, which is suitable for some detection applications in particular circumstances. In MATLAB simulation, the signal to noise and distortion ratio (SNDR) and spurious-free dynamic range (SFDR) of a 14-bit with 1-bit redundancy SAR ADC model are improved to 85.59 dB and 97.27 dB from 56.65 dB to 77.07 dB using the proposed calibration scheme, at a standard deviation of a unit capacitor of 2%.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available