Related references
Note: Only part of the references are listed.Noise behavior of ferro electric tunnel FET
Basab Das et al.
MICROELECTRONICS JOURNAL (2020)
2-D Analytical Drain Current Model of Double-Gate Heterojunction TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure
Sanjay Kumar et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2018)
Effect of hysteretic and non-hysteretic negative capacitance on tunnel FETs DC performance
Ali Saeidi et al.
NANOTECHNOLOGY (2018)
Hysteresis Reduction in Negative Capacitance Ge PFETs Enabled by Modulating Ferroelectric Properties in HfZrOx
Jiuren Zhou et al.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2018)
Ferroelectric Negative Capacitance Field Effect Transistor
Luqi Tu et al.
ADVANCED ELECTRONIC MATERIALS (2018)
Negative Capacitance as Performance Booster for Tunnel FETs and MOSFETs: An Experimental Study
Ali Saeidi et al.
IEEE ELECTRON DEVICE LETTERS (2017)
Negative Capacitance FinFET With Sub-20-mV/decade Subthreshold Slope and Minimal Hysteresis of 0.48 V
Eunah Ko et al.
IEEE ELECTRON DEVICE LETTERS (2017)
Ferroelectric Negative Capacitance GeSn PFETs With Sub-20 mV/decade Subthreshold Swing
Jiuren Zhou et al.
IEEE ELECTRON DEVICE LETTERS (2017)
2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure
Sanjay Kumar et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2017)
Negative Capacitance for Boosting Tunnel FET performance
Masaharu Kobayashi et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2017)
Analytical modeling of subthreshold characteristics of ion-implanted symmetric double gate junctionless field effect transistors
Balraj Singh et al.
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING (2017)
Temperature analysis of Ge/Si heterojunction SOI-Tunnel FET
Sweta Chander et al.
SUPERLATTICES AND MICROSTRUCTURES (2017)
Double-Gate Negative-Capacitance MOSFET With PZT Gate-Stack on Ultra Thin Body SOI: An Experimentally Calibrated Simulation Study of Device Performance
Ali Saeidi et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2016)
Modeling and simulation of low power ferroelectric non-volatile memory tunnel field effect transistors using silicon-doped hafnium oxide as gate dielectric
A. Saeidi et al.
SOLID-STATE ELECTRONICS (2016)
A Novel Four-Terminal Ferroelectric Tunnel FET for Quasi-Ideal Switch
Mirgender Kumar et al.
IEEE TRANSACTIONS ON NANOTECHNOLOGY (2015)
Negative Capacitance in Organic/Ferroelectric Capacitor to Implement Steep Switching MOS Devices
Jaesung Jo et al.
NANO LETTERS (2015)
Modeling the Temperature Dependence of Fe-FET Static Characteristics Based on Landau's Theory
Giovanni A. Salvatore et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2011)
Tunnel field-effect transistors as energy-efficient electronic switches
Adrian M. Ionescu et al.
NATURE (2011)
The Hysteretic Ferroelectric Tunnel FET
Adrian M. Ionescu et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2010)
Use of negative capacitance to provide voltage amplification for low power nanoscale devices
Sayeef Salahuddin et al.
NANO LETTERS (2008)
Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec
Woo Young Choi et al.
IEEE ELECTRON DEVICE LETTERS (2007)
Ferroelectric materials for microwave tunable applications
AK Tagantsev et al.
JOURNAL OF ELECTROCERAMICS (2003)
Phase transitions in ferroelectrics: some historical remarks
VL Ginzburg
PHYSICS-USPEKHI (2001)
Share Paper
