Related references
Note: Only part of the references are listed.Half-Select-Free Low-Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications
Soumitra Pal et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)
A highly stable reliable SRAM cell design for low power applications
Soumitra Pal et al.
MICROELECTRONICS RELIABILITY (2020)
Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
Jianwei Jiang et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2019)
Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application
Chunyu Peng et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2019)
Characterization of Half-Select Free Write Assist 9T SRAM Cell
Soumitra Pal et al.
IEEE TRANSACTIONS ON ELECTRON DEVICES (2019)
Flexible IGZO TFTs and Their Suitability for Space Applications
Julio C. Costa et al.
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2019)
Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications
Joaquin Gracia-Moran et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2018)
Modern Small Satellites-Changing the Economics of Space
Martin N. Sweeting
PROCEEDINGS OF THE IEEE (2018)
We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance
Le Dinh Trang Dang et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2017)
Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology
Jing Guo et al.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2017)
A Highly Reliable Memory Cell Design Combined With Layout-Level Approach to Tolerant Single-Event Upsets
Chunhua Qi et al.
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2016)
Soft Error Hardened Memory Design for Nanoscale Complementary Metal Oxide Semiconductor Technology
Jing Guo et al.
IEEE TRANSACTIONS ON RELIABILITY (2015)
Comparison and statistical analysis of four write stability metrics in bulk CMOS static random access memory cells
Hao Qiu et al.
JAPANESE JOURNAL OF APPLIED PHYSICS (2015)
Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology
Jing Guo et al.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2014)
An Area Efficient SEU-Tolerant Latch Design
H. -B. Wang et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2014)
A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell
A. Islam et al.
MICROELECTRONICS RELIABILITY (2012)
Large-Scale SRAM Variability Characterization in 45 nm CMOS
Zheng Guo et al.
IEEE JOURNAL OF SOLID-STATE CIRCUITS (2009)
A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
Shah M. Jahinuzzaman et al.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE (2009)
Share Paper
