4.6 Article

Wafer Level Packaging Technology Applied to Pixel Detectors

Journal

FRONTIERS IN PHYSICS
Volume 9, Issue -, Pages -

Publisher

FRONTIERS MEDIA SA
DOI: 10.3389/fphy.2021.625685

Keywords

wafer level packaging; pixel detector; flip-chip; CMOS active pixel sensors; 3D pixel sensors; bump-bonding

Funding

  1. Italian National Institute for Nuclear Physics (INFN)
  2. National Commission I (RD_FASE2)
  3. National Commission V (HVR_CCPD)
  4. H2020 project AIDA-2020 [654168]
  5. AIDA-2020 grant
  6. INFN

Ask authors/readers for more resources

The paper discusses the application of pixel technology in High Energy Physics detectors and a possible solution for producing sensitive areas through Wafer Level Packaging. It also explores the technical requirements for reconstructed wafers and strategies for improvement.
Pixel technology is commonly used in the tracking systems of High Energy Physics detectors with physical areas that have largely increased in the last decades. To ease the production of several square meters of sensitive area, the possibility of using the industrial Wafer Level Packaging to reassemble good single sensor tiles from multiple wafers into a reconstructed full wafer is investigated. This process reconstructs wafers by compression molding using silicon charged epoxy resin. We tested high glass transition temperature low-stress epoxy resins filled with silica particles to best match the thermal expansion of the silicon die. These resins are developed and characterized for industrial processes, designed specifically for fan-out wafer-level package and panel-level packaging. In order to be compatible with wafer processing during the hybridization of the pixel detectors, such as the bump-bonding, the reconstructed wafer must respect challenging technical requirements. Wafer planarity, tile positioning accuracy, and overall thickness are amongst the main ones. In this paper the description of the process is given and preliminary results on a few reconstructed wafers using dummy tiles are reported. Strategies for Wafer Level Packaging improvements are discussed together with future applications to 3D sensors or CMOS pixel detectors.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available