4.6 Article

A Versatile, Voltage-Pulse Based Read and Programming Circuit for Multi-Level RRAM Cells

Related references

Note: Only part of the references are listed.
Article Engineering, Electrical & Electronic

Analysis of the statistics of device-to-device and cycle-to-cycle variability in TiN/Ti/Al:HfO2/TiN RRAMs

E. Perez et al.

MICROELECTRONIC ENGINEERING (2019)

Article Nanoscience & Nanotechnology

Multilevel HfO2-based RRAM devices for low-power neuromorphic networks

V. Milo et al.

APL MATERIALS (2019)

Article Engineering, Electrical & Electronic

Toward Reliable Multi-Level Operation in RRAM Arrays: Improving Post-Algorithm Stability and Assessing Endurance/Data Retention

Eduardo Perez et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2019)

Article Engineering, Electrical & Electronic

A Modeling Methodology for Resistive RAM Based on Stanford-PKU Model With Extended Multilevel Capability

John Reuben et al.

IEEE TRANSACTIONS ON NANOTECHNOLOGY (2019)

Proceedings Paper Computer Science, Theory & Methods

High-Endurance Bipolar ReRAM-Based Non-Volatile Flip-Flops with Run-Time Tunable Resistive States

Mehrdad Biglari et al.

NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (2018)

Article Engineering, Electrical & Electronic

Reduction of the Cell-to-Cell Variability in Hf1-xAlxOy Based RRAM Arrays by Using Program Algorithms

E. Perez et al.

IEEE ELECTRON DEVICE LETTERS (2017)

Article Engineering, Electrical & Electronic

Impact of the Incremental Programming Algorithm on the Filament Conduction in HfO2-Based RRAM Arrays

Eduardo Perez et al.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2017)

Article Engineering, Electrical & Electronic

Implications of the Incremental Pulse and Verify Algorithm on the Forming and Switching Distributions in RERAM Arrays

Felice Crupi et al.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2016)

Article Computer Science, Hardware & Architecture

A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays

Mohamed Elshamy et al.

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS (2015)

Article Engineering, Electrical & Electronic

An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput

Akifumi Kawahara et al.

IEEE JOURNAL OF SOLID-STATE CIRCUITS (2013)